

TrenchMOS™ transistor Standard level FET

PHB44N06T

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope suitable for surface mounting. Using 'trench' technology the device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in DC-DC converters and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	44	A
P_{tot}	Total power dissipation	114	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 10$ V	28	$\text{m}\Omega$


PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20$ k Ω	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25$ °C	-	44	A
I_D	Drain current (DC)	$T_{mb} = 100$ °C	-	31	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25$ °C	-	176	A
P_{tot}	Total power dissipation	$T_{mb} = 25$ °C	-	114	W
T_{stg}, T_j	Storage & operating temperature	$T_{mb} = 25$ °C	-55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k Ω)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base	-	-	1.31	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	Minimum footprint, FR4 board	50	-	K/W

TrenchMOS™ transistor

Standard level FET

PHB44N06T

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	55	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$T_j = -55^\circ\text{C}$	50	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	2.0	3.0	4.0	V
I_{GSS}	Gate source leakage current	$T_j = 175^\circ\text{C}$	1.0	-	-	V
$\pm V_{(\text{BR})\text{GSS}}$	Gate source breakdown voltage	$T_j = -55^\circ\text{C}$	-	-	4.4	V
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$	-	0.05	10	μA
		$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	500	μA
		$I_G = \pm 1 \text{ mA}; V_{GS} = 10 \text{ V}; I_D = 20 \text{ A}$	-	0.04	1	μA
		$T_j = 175^\circ\text{C}$	-	-	20	μA
			16	-	-	V
			-	22	28	$\text{m}\Omega$
			-	-	59	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 25 \text{ A}$	4	-	-	S
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 40 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 10 \text{ V}$	-	32	-	nC
Q_{gs}	Gate-source charge		-	11	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	13	-	nC
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1000	1300	pF
C_{oss}	Output capacitance		-	240	300	pF
C_{rss}	Feedback capacitance		-	115	160	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 25 \text{ A}; V_{GS} = 10 \text{ V}; R_G = 10 \Omega$	-	13	19	ns
t_r	Turn-on rise time		-	50	75	ns
$t_{d\text{ off}}$	Turn-off delay time	Resistive load	-	27	35	ns
t_f	Turn-off fall time		-	20	27	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	44	A
I_{DRM}	Pulsed reverse drain current		-	-	176	A
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95	1.2	V
		$I_F = 40 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.0	-	
t_{rr}	Reverse recovery time	$I_F = 40 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	41	-	ns
Q_{rr}	Reverse recovery charge		-	0.16	-	μC

TrenchMOS™ transistor
Standard level FET

PHB44N06T

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 35 \text{ A}$; $V_{DD} \leq 25 \text{ V}$; $V_{GS} = 10 \text{ V}$; $R_{GS} = 50 \Omega$; $T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	70	mJ

TrenchMOS™ transistor Standard level FET

PHB44N06T




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t)$; parameter $D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ C} = f(T_{mb})$; conditions: $V_{GS} \geq 10$ V




Fig.5. Typical output characteristics, $T_j = 25$ °C.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.3. Safe operating area. $T_{mb} = 25$ °C
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p










Fig.6. Typical on-state resistance, $T_j = 25$ °C.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}

TrenchMOS™ transistor Standard level FET

PHB44N06T



TrenchMOS™ transistor Standard level FET

PHB44N06T




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 40 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 40 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




Fig.17. Switching test circuit.

TrenchMOS™ transistor
Standard level FET

PHB44N06T

MECHANICAL DATA*Dimensions in mm*

Net Mass: 1.4 g




Fig.18. SOT404 : centre pin connected to mounting base.


MOUNTING INSTRUCTIONS*Dimensions in mm*

Fig.19. SOT404 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".