INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Apr 01 2003 Sep 01



Product specification

LCD column driver for dot matrix graphic displays

CONTENTS		10	LIMITING VALUES
1	FEATURES	11	HANDLING
י ס		12	DC CHARACTERISTICS
2	APPLICATIONS	13	AC CHARACTERISTICS
3	GENERAL DESCRIPTION	14	APPLICATION INFORMATION
4	ORDERING INFORMATION	14	
5	BLOCK DIAGRAM	15	
6	PINNING	10	
7	FUNCTIONAL DESCRIPTION	16	CHIP-ON GLASS INFORMATION
	Multipleved LCD biog generation	17	PACKAGE OUTLINES
7.1 7.2	Rower-on reset	18	SOLDERING
7.3	Timing generator	18.1	Introduction to soldering surface mount
7.4	Column drivers		packages
7.5	Display RAM	18.2	Reflow soldering
7.6	Data pointer	18.3	Wave soldering
7.7	Subaddress counter	18.4	Manual soldering
7.8	I ² C-bus controller	18.5	Suitability of surface mount IC packages for
7.9	Input filters		wave and reflow soldering methods
7.10	RAM access	19	DATA SHEET STATUS
7.11	Display control	20	DEFINITIONS
7.12	TEST pin	21	DISCLAIMERS
8	I ² C-BUS PROTOCOL	22	PURCHASE OF PHILIPS I ² C COMPONENTS
8.1	Command decoder		
9	CHARACTERISTICS OF THE I ² C-BUS		
9.1	Bit transfer		
9.2	Start and stop conditions		
9.3	System configuration		

9.4 Acknowledge

PCF8579

LCD column driver for dot matrix graphic displays

1 FEATURES

- LCD column driver
- Used in conjunction with the PCF8578, this device forms part of a chip set capable of driving up to 40960 dots
- 40 column outputs
- Selectable multiplex rates; 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- Easily cascadable for large applications (up to 32 devices)
- 1280-bit RAM for display data storage
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8578)
- Power-on reset blanks display
- Logic voltage supply range 2.5 to 6 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- I²C-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8578)
- Space saving 56-lead plastic mini-pack and 64-pin plastic low profile quad flat package
- · Compatible with chip-on-glass technology
- I²C-bus address: 011110 SA0.



2 APPLICATIONS

- · Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Computer terminals
- Instrumentation.

3 GENERAL DESCRIPTION

The PCF8579 is a low power CMOS LCD column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs and can drive 32×40 dots in a 32 row multiplexed LCD. Up to 16 PCF8579s can be cascaded and up to 32 devices may be used on the same I²C-bus (using the two slave addresses). The device is optimized for use with the PCF8578 LCD row/column driver. Together these devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40960 dots. The PCF8579 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (I²C-bus). To allow partial V_{DD} shutdown the ESD protection system of the SCL and SDA pins does not use a diode connected to V_{DD}. Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

4 ORDERING INFORMATION

TYPE	PACKAGE							
NUMBER	NAME	DESCRIPTION	VERSION					
PCF8579H	LQFP64	plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2					
PCF8579T	VSO56	plastic very small outline package; 56 leads	SOT190-1					
PCF8579U	_	chip with bumps on tape	_					

PCF8579

LCD column driver for dot matrix graphic displays

5 BLOCK DIAGRAM



PCF8579

6 PINNING

SYMDOL	PI	DESCRIPTION		
STWBUL	VSO56	LQFP64	DESCRIPTION	
SDA	1	7	I ² C-bus serial data input/output	
SCL	2	8	I ² C-bus serial clock input	
SYNC	3	9	cascade synchronization input	
CLK	4	10	external clock input	
V _{SS}	5	11	ground (logic)	
TEST	6	12	test pin (connect to V _{SS})	
SA0	7	13	I ² C-bus slave address input (bit 0)	
A3 to A0	8 to 11	14, 16 to 18	I ² C-bus subaddress inputs	
V _{DD}	12	20	supply voltage	
n.c.	13 ⁽¹⁾	15, 19, 21,25 to 29, 34	not connected	
V ₃ , V ₄	14 and 15	22 and 23	LCD bias voltage inputs	
V _{LCD}	16	24	LCD supply voltage	
C39 to C0	17 to 56	30 to 33, 35 to 64 and 1 to 6	LCD column driver outputs	

Note

1. Do not connect, this pin is reserved.

Product specification

LCD column driver for dot matrix graphic displays



PCF8579

LCD column driver for dot matrix graphic displays



Product specification

LCD column driver for dot matrix graphic displays

7 FUNCTIONAL DESCRIPTION

The PCF8579 column driver is designed for use with the PCF8578. Together they form a general purpose LCD dot matrix chip set.

Typically up to 16 PCF8579s may be used with one PCF8578. Each of the PCF8579s is identified by a unique 4-bit hardware subaddress, set by pins A0 to A3. The PCF8578 can operate with up to 32 PCF8579s when using two I²C-bus slave addresses. The two slave addresses are set by the logic level on input SA0.

7.1 Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage (V_{th}). V_{th} is typically defined as the RMS voltage at which the LCD exhibits 10% contrast. Table 1 shows the optimum voltage bias levels for the PCF8578/PCF8579 chip set as functions of V_{op} (V_{op} = V_{DD} - V_{LCD}), together with the discrimination ratios (D) for the different multiplex rates. A practical value for V_{op} is obtained by equating V_{off(rms)} with V_{th}. Figure 4 shows the first 4 rows of Table 1 as graphs.

	MULTIPLEX RATE							
	1:8	1:16	1:24	1:32				
$\frac{V_2}{V_{op}}$	0.739	0.800	0.830	0.850				
$\frac{V_3}{V_{op}}$	0.522	0.600	0.661	0.700				
$\frac{V_4}{V_{op}}$	0.478	0.400	0.339	0.300				
$\frac{V_5}{V_{op}}$	0.261	0.200	0.170	0.150				
$\frac{V_{off(rms)}}{V_{op}}$	0.297	0.245	0.214	0.193				
$\frac{V_{on(rms)}}{V_{op}}$	0.430	0.316	0.263	0.230				
$D = \frac{V_{on(rms)}}{V_{off(rms)}}$	1.447	1.291	1.230	1.196				
$\frac{V_{op}}{V_{th}}$	3.370	4.080	4.680	5.190				

Table 1 Optimum LCD bias voltages



Fig.4 V_{bias}/V_{op} as a function of the multiplex rate.

7.2 Power-on reset

At power-on the PCF8579 resets to a defined starting condition as follows:

- 1. Display blank (in conjunction with PCF8578)
- 2. 1:32 multiplex rate
- 3. Start bank, 0 selected
- 4. Data pointer is set to X, Y address 0, 0
- 5. Character mode
- 6. Subaddress counter is set to 0
- 7. I²C-bus is initialized.

Data transfers on the l^2 C-bus should be avoided for 1 ms following power-on, to allow completion of the reset action.





PCF8579

LCD column driver for dot matrix graphic displays



PCF8579

LCD column driver for dot matrix graphic displays

7.3 Timing generator

The timing generator of the PCF8579 organizes the internal data flow from the RAM to the display drivers. An external synchronization pulse SYNC is received from the PCF8578. This signal maintains the correct timing relationship between cascaded devices.

7.4 Column drivers

Outputs C0 to C39 are column drivers which must be connected to the LCD. Unused outputs should be left open-circuit.

7.5 Display RAM

The PCF8579 contains a 32 × 40-bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes ($4 \times 8 \times 40$ bits). During RAM access, data is transferred to/from the RAM via the I²C-bus.

7.6 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the I^2 C-bus.

7.7 Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage and retrieval take place only when the contents of the subaddress counter agree with the hardware subaddress at pins A0, A1, A2 and A3.

7.8 I²C-bus controller

The I²C-bus controller detects the I²C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8579 acts as an I²C-bus slave transmitter/receiver. Device selection depends on the I²C-bus slave address, the hardware subaddress and the commands transmitted.

7.9 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

7.10 RAM access

There are three RAM ACCESS modes:

- Character
- Half-graphic
- Full-graphic.

These modes are specified by bits G1 and G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.8).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.9):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command).

Subsequent data bytes will be written or read according to the chosen RAM access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.

7.11 Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.

The display status (all dots on/off and normal/inverse video) is set by bits E1 and E0 of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and B0 of the SET START BANK command. This is shown in Fig.10 This feature is useful when scrolling in alphanumeric applications.

7.12 TEST pin

The TEST pin must be connected to V_{SS} .



Product specification



2003 Sep 01

_

 $\vec{\omega}$

Product specification



2003 Sep 01

_

1 4



8 I²C-BUS PROTOCOL

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least significant bit of the slave address is set by connecting input SA0 to either logic 0 (V_{SS}) or logic 1 (V_{DD}). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I²C-bus which allows:

- One PCF8578 to operate with up to 32 PCF8579s on the same l²C-bus for very large applications.
- The use of two types of LCD multiplex schemes on the same l²C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.

The I²C-bus protocol is shown in Fig.11.

All communications are initiated with a start condition (S) from the I²C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.

In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I²C-bus master issues a stop condition (P). In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8579 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by **not** generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).

Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.

In multiple device applications, the hardware subaddress pins of the PCF8579s (A0 to A3) are connected to V_{SS} or V_{DD} to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated a unique hardware subaddress.

PCF8579

LCD column driver for dot matrix graphic displays



8.1 Command decoder

The command decoder identifies command bytes that arrive on the I²C-bus. The most significant bit of a command is the continuation bit C (see Fig.12). When this bit is set, it indicates that the next byte to be transferred will also be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.

The five commands available to the PCF8579 are defined in Tables 2 and 3.



Table 2 Summary of commands

COMMAND	OPCODE ⁽¹⁾				(1)			DESCRIPTION	
SET MODE	С	1	0	D	D	D	D	D	multiplex rate, display status, system type
SET START BANK	С	1	1	1	1	1	D	D	defines bank at top of LCD
DEVICE SELECT	С	1	1	0	D	D	D	D	defines device subaddress
RAM ACCESS	С	1	1	1	D	D	D	D	graphic mode, bank select (D D D D \ge 12 is not allowed; see SET START BANK opcode)
LOAD X-ADDRESS	С	0	D	D	D	D	D	D	0 to 39

Note

1. C = command continuation bit. D = may be a logic 1 or 0.

PCF8579

COMMAND	OPCODE								OPTIONS	DESCRIPTION
SET MODE	С	1	0	Т	E1	E0	M1	M0	see Table 4	defines LCD drive mode
									see Table 5	defines display status
									see Table 6	defines system type
SET START BANK	С	1	1	1	1	1	B1	B0	see Table 7	defines pointer to RAM bank corresponding to the top of the LCD; useful for scrolling, pseudo motion and background preparation of new display
DEVICE SELECT	С	1	1	0	A3	A2	A1	A0	see Table 8	four bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of sixteen hardware subaddresses
RAM ACCESS	С	1	1	1	G1	G0	Y1	Y0	see Table 9	defines the auto-increment behaviour of the address for RAM access
									see Table 10	two bits of immediate data, bits Y0 to Y1, are transferred to the X-address pointer to define one of forty display RAM columns
LOAD X-ADDRESS	С	0	X5	X4	X3	X2	X1	X0	see Table 11	six bits of immediate data, bits X0 to X5, are transferred to the X-address pointer to define one of forty display RAM columns

Table 3 Definition of PCF8578/PCF8579 commands

PCF8579

Table 4	Set	mode	option	1
---------	-----	------	--------	---

		Bl	TS
		M1	МО
1:8	MUX (8 rows)	0	1
1:16	MUX (16 rows)	1	0
1:24	MUX (24 rows)	1	1
1:32	MUX (32 rows)	0	0

Table 5 Set mode option 2

	BITS			
DISPLAT STATUS	E1	E0		
Blank	0	0		
Normal	0	1		
All segments on	1	0		
Inverse video	1	1		

Table 6Set mode option 3

SYSTEM TYPE	BIT T
PCF8578 row only	0
PCF8578 mixed mode	1

Table 7 Set start bank option 1

	Bľ	TS
START DANK PUINTER	B1	B0
Bank 0	0	0
Bank 1	0	1
Bank 2	1	0
Bank 3	1	1

Table 8 Device select option 1

DESCRIPTION	BITS			
Decimal value of 0 to 15	A3	A2	A1	A0

Table 9 RAM access option 1

	BITS			
RAW ACCESS WODE	G1	G0		
Character	0	0		
Half-graphic	0	1		
Full-graphic	1	0		
Not allowed (note 1)	1	1		

Note

1. See opcode for SET START BANK in Table 3.

Table 10 RAM access option 2

DESCRIPTION	Bľ	TS
Decimal value of 0 to 3	Y1	Y0

Table 11 Load X-address option 1

DESCRIPTION		BITS				
Decimal value of 0 to 39	X5	X4	Х3	X2	X1	X0

9 CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.

9.2 Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).

9.3 System configuration

A device transmitting a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message flow is the 'master' and the devices which are controlled by the master are the 'slaves'.

9.4 Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.









PCF8579

10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.5	+8.0	V
V _{LCD}	LCD supply voltage	V _{DD} – 11	V _{DD}	V
V _{i1}	input voltage pins SDA, SCL, SYNC, CLK, TEST, SA0, A0, A1, A2 and A3	V _{SS} – 0.5	V _{DD} + 0.5	V
V _{i2}	input voltage pins V_3 and V_4	$V_{LCD} - 0.5$	V _{DD} + 0.5	V
V _{o1}	output voltage pin SDA	$V_{SS}-0.5$	V _{DD} + 0.5	V
V _{o2}	output voltage pins C0 to C39	$V_{LCD}-0.5$	V _{DD} + 0.5	V
II.	DC input current	-10	+10	mA
I _O	DC output current	-10	+10	mA
I _{DD} , I _{SS} , I _{LCD}	current at pins V_{DD} , V_{SS} or V_{LCD}	-50	+50	mA
P _{tot}	total power dissipation per package	—	400	mW
Po	power dissipation per output	—	100	mW
T _{stg}	storage temperature	-65	+150	°C

11 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under *"Handling MOS Devices"*.

PCF8579

12 DC CHARACTERISTICS

 V_{DD} = 2.5 to 6 V; V_{SS} = 0 V; V_{LCD} = V_{DD} - 3.5 V to V_{DD} - 9 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies		•	•			•
V _{DD}	supply voltage		2.5	-	6.0	V
V _{LCD}	LCD supply voltage		$V_{DD} - 9$	-	V _{DD} - 3.5	V
I _{DD}	supply current	f _{CLK} = 2 kHz; note 1	-	9	20	μΑ
V _{POR}	power-on reset level	note 2	_	1.3	1.8	V
Logic						
VIL	LOW level input voltage		V _{SS}	_	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD}	V
I _{LI1}	leakage current at pins SDA, SCL, SYNC, CLK, TEST, SA0, A0, A1, A2 and A3	$V_i = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
I _{OL}	LOW level output current at pin SDA	V _{OL} = 0.4 V; V _{DD} = 5 V	3	-	-	mA
Ci	input capacitance	note 3	-	-	5	pF
LCD outpu	Its					
I _{LI2}	leakage current at pins V_3 to V_4	$V_i = V_{DD} \text{ or } V_{LCD}$	-2	-	+2	μA
V _{DC}	DC component of LCD drivers pins C0 to C39		-	±20	-	mV
R _{COL}	output resistance at pins C0 to C39	note 4	_	3	6	kΩ

Notes

- 1. Outputs are open; inputs at V_{DD} or V_{SS} ; I²C-bus inactive; clock with 50% duty factor.
- 2. Resets all logic when $V_{DD} < V_{POR}$.
- 3. Periodically sampled; not 100% tested.
- 4. Resistance measured between output terminal (C0 to C39) and bias input (V₃, V₄, V_{DD} and V_{LCD}) when the specified current flows through one output under the following conditions (see Table 1):
 - a) $-V_{op} = V_{DD} V_{LCD} = 9 V;$
 - b) $-V_3 V_{LCD} \ge 4.70$ V; $V_4 V_{LCD} \le 4.30$ V; $I_{LOAD} = 100 \ \mu A$.

Product specification

PCF8579

13 AC CHARACTERISTICS

All timing values are referred to V_{IH} and V_{IL} levels with an input voltage swing of V_{SS} to V_{DD} .

 V_{DD} = 2.5 to 6 V; V_{SS} = 0 V; V_{LCD} = V_{DD} – 3.5 V to V_{DD} – 9 V; T_{amb} = –40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{clk}	clock frequency 50% duty factor		-	note 1	10	kHz
t _{PLCD}	driver delays	$V_{DD} - V_{LCD} = 9 V$; with test loads	-	-	100	μs
l ² C-bus						
f _{SCL}	SCL clock frequency		-	-	100	kHz
t _{SW}	tolerable spike width on bus		-	-	100	ns
t _{BUF}	bus free time		4.7	-	-	μs
t _{SU;STA}	START condition set-up time	repeated start codes only	4.7	-	-	μs
t _{HD;STA}	START condition hold time		4.0	-	-	μs
t _{LOW}	SCL LOW time		4.7	-	-	μs
t _{HIGH}	SCL HIGH time		4.0	-	-	μs
t _r	SCL and SDA rise time		-	-	1.0	μs
t _f	SCL and SDA fall time		-	-	0.3	μs
t _{SU;DAT}	data set-up time		250	-	-	ns
t _{HD;DAT}	data hold time		0	-	-	ns
t _{SU;STO}	STOP condition set-up time		4.0	_	_	μs

Note

1. Typically 0.9 to 3.3 kHz.



MSA916

Fig.17 AC test loads.

PCF8579

LCD column driver for dot matrix graphic displays





Product specification

displays LCD column driver for dot matrix graphic

PCF8579



_

2003 Sep 01

27

Product specification

LCD column driver for dot matrix graphic displays

PCF8579



28

-

2003 Sep 01

Product specification

LCD column driver for dot matrix graphic

PCF8579



_



Product specification

LCD column driver for dot matrix graphic

PCF8579



_

15 CHIP DIMENSIONS AND BONDING PAD LOCATIONS



PCF8579

	0/4000			PI	NS
PAD NUMBER	SYMBOL	X	У	VSO56	LQFP64
1	SDA	252	2142	1	7
2	SCL	48	2142	2	8
3	SYNC	-156	2142	3	9
4	CLK	-360	2142	4	10
5	V _{SS}	-564	2142	5	11
6	TEST	-786	2142	6	12
7	SA0	-1032	2142	7	13
8	A3	-1314	2142	8	14
9	A2	-1314	1920	9	16
10	A1	-1314	1716	10	17
11	A0	-1314	1512	11	18
12	V _{DD}	-1314	708	12	20
13	n.c.	-1314	504	13	21
14	V ₃	-1314	300	14	22
15	V ₄	-1314	96	15	23
16	V _{LCD}	-1314	-108	16	24
17	C39	-1314	-1308	17	30
18	C38	-1314	-1512	18	31
19	C37	-1314	–1716	19	32
20	C36	-1314	-1920	20	33
21	C35	-1314	-2142	21	35
22	C34	-1032	-2142	22	36
23	C33	-786	-2142	23	37
24	C32	-564	-2142	24	38
25	C31	-360	-2142	25	39
26	C30	-156	-2142	26	40
27	C29	48	-2142	27	41
28	C28	252	-2142	28	42
29	C27	498	-2142	29	43
30	C26	702	-2142	30	44
31	C25	906	-2142	31	45
32	C24	1110	-2142	32	46
33	C23	1314	-2142	33	47
34	C22	1314	-1830	34	48
35	C21	1314	–1570	35	49
36	C20	1314	-1326	36	50
37	C19	1314	-1122	37	51
38	C18	1314	-918	38	52

Table 12 Bonding pad locations (dimensions in μ m); all x/y coordinates are referenced to centre of chip, see Fig.24.

			SYMPOL		PI	NS
FAD NUMBER	STMBOL	X	У	VSO56	LQFP64	
39	C17	1314	-714	39	53	
40	C16	1314	-510	40	54	
41	C15	1314	-306	41	55	
42	C14	1314	-102	42	56	
43	C13	1314	102	43	57	
44	C12	1314	306	44	58	
45	C11	1314	510	45	59	
46	C10	1314	714	46	60	
47	C9	1314	918	47	61	
48	C8	1314	1122	48	62	
49	C7	1314	1326	49	63	
50	C6	1314	1566	50	64	
51	C5	1314	1830	51	1	
52	C4	1314	2142	52	2	
53	C3	1110	2142	53	3	
54	C2	906	2142	54	4	
55	C1	702	2142	55	5	
56	C0	498	2142	56	6	
_	n.c.	_	_	_	15, 19, 21, 25 to 29, 34	

Product specification

PCF8579

2003 Sep 01

Product specification

displays LCD column driver for dot matrix graphic

PCF8579





34 4

_

2003 Sep 01

17 PACKAGE OUTLINES





18 SOLDERING

18.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

18.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA and SSOP-T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

18.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

18.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

PCF8579

18.5 Suitability of surface mount IC packages for wave and reflow soldering methods

	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽²⁾	
BGA, LBGA, LFBGA, SQFP, SSOP-T ⁽³⁾ , TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable	
PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁷⁾	suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

PCF8579

19 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

20 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

21 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Product specification

LCD column driver for dot matrix graphic displays

PCF8579

Bare die — All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing for a period of ninety (90) days from the date of Philips' delivery. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post packing tests performed on individual die or wafer. Philips Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

22 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403512/04/pp**41**

Date of release: 2003 Sep 01

Document order number: 9397 750 11563

SCA75

Let's make things better.





Philips Semiconductors