

8-bit Universal Counter with Preset and Master Reset

Description


The CXB1536Q-Y is an ultra high speed monolithic ECL 8-bit Universal Counter.

Two Select (S1, S2) inputs select modes: up count, down count, preset and hold. Carry-in ($\overline{C_{in}}$) and Carry out (C_{out}) is provided for the expansion of bit length.

Features

- Typical clock rate up to 1.0GHz
- Up/Down/Preset/Hold modes
- Differential clock input
- Reference voltage output for single ended input operation
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels
- Differential clock input


Pin Assignment



Pin Names

Dn	Parallel Data inputs
Sn	Select inputs
MR	Master direct Reset input
$\overline{C_{in}}$	Carry input
C, $\overline{C}$	Clock inputs (positive edge trigger)
Qn	Parallel data outputs
C_{out} , $\overline{C_{out}}$	Carry outputs
VBB	Reference voltage output
Vcc	Circuit ground
VCCA	Circuit ground for output
VEE	Negative voltage supply

Logic Symbol



DC Characteristics

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_c = 0^\circ C \text{ to } +85^\circ C$$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-194	-143	-100	mA

AC Characteristics

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_c = 0^\circ C \text{ to } +85^\circ C, R_T = 50\Omega \text{ to } V_{TT}$$

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T _{PLH}	C	Q _n		770	1070	1400	ps
	T _{PHL}				770	1070	1400	
	T _{PLH}		C _{OUT}		850	1180	1540	
	T _{PHL}				910	1260	1640	
	T _{PLH}	1210			1660	2140		
	T _{PHL}	1260			1710	2190		
	T _{PLH}	1130			1550	2000		
	T _{PHL}	1130			1550	2000		
	T _{PHL}	MR	950		1290	1710		
Set up time	T _s	D _n , C	Q _n		530			
		S ₁ , C			900			
		S ₂ , C		870				
		C _{IN} , C	C _{OUT}	1150				
Hold time	T _h	C, D _n	Q _n	200				
		C, S ₁		-350				
		C, S ₂		-350				
		C, C _{IN}	C _{OUT}	-30				
Release time	T _R	MR, C	Q _n	370			GHz	
Min. Pulse width	T _{PW}	MR		330				
Max. Clock frequency	Count up	f _{MAX}		C	0.8	1.2		
	Count down				0.6	1.0		
Rise time	T _{TLH}			20% to 80%		550	730	ps
Fall time	T _{THL}					450	600	

All output pins are left open except measured output pins.

Sequential Truth Table

Pin		Inputs												Outputs										
Mode		S1	S2	D0	D1	D2	D3	D4	D5	D6	D7	$\overline{\text{Cin}}$	CLK	MR	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	$\overline{\text{Cout}}$	
Preset		L	L	L	L	H	H	H	H	H	H	X	$\downarrow$	L	L	L	H	H	H	H	H	H	L	
Count up		L	H	X	X	X	X	X	X	X	X	L	$\downarrow$	L	H	L	H	H	H	H	H	H	H	
		L	H	X	X	X	X	X	X	X	X	L	$\downarrow$	L	L	H	H	H	H	H	H	H		
		L	H	X	X	X	X	X	X	X	X	L	$\downarrow$	L	H	H	H	H	H	H	H	L		
		L	H	X	X	X	X	X	X	X	X	H	X	L	H	H	H	H	H	H	H	H		
Hold		H	H	X	X	X	X	X	X	X	X	X	X	L	H	H	H	H	H	H	H	H		
Preset		L	L	H	H	L	L	L	L	L	L	X	$\downarrow$	L	H	H	L	L	L	L	L	L		
Count down		H	L	X	X	X	X	X	X	X	X	L	$\downarrow$	L	L	H	L	L	L	L	L	L		
		H	L	X	X	X	X	X	X	X	X	L	$\downarrow$	L	H	L	L	L	L	L	L	H		
		H	L	X	X	X	X	X	X	X	X	L	$\downarrow$	L	L	L	L	L	L	L	L	L		
		H	L	X	X	X	X	X	X	X	X	L	$\downarrow$	L	H	H	H	H	H	H	H	H		
		H	L	X	X	X	X	X	X	X	X	H	X	L	H	H	H	H	H	H	H	H		
Master reset		L	L	X	X	X	X	X	X	X	X	L	X	H	L	L	L	L	L	L	L	L		
		L	L	X	X	X	X	X	X	X	X	H	X	H	L	L	L	L	L	L	L	L		
		L	H	X	X	X	X	X	X	X	X	L	X	H	L	L	L	L	L	L	L	H		
		L	H	X	X	X	X	X	X	X	X	H	X	H	L	L	L	L	L	L	L	L		
		H	L	X	X	X	X	X	X	X	X	L	X	H	L	L	L	L	L	L	L	H		
		H	L	X	X	X	X	X	X	X	X	L	X	H	L	L	L	L	L	L	L	H		
		H	H	X	X	X	X	X	X	X	X	L	X	H	L	L	L	L	L	L	L	H		


H : HIGH voltage level

L: LOW voltage level

X: Don't care

┐: Positive transition edge

Typical Application — 16bit Up/Down Counter



Block Diagram

