Am27C512

Advanced Micro Devices

512 Kilobit (65,536 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 55 ns
- Low power consumption
 - 20 µA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- **■** ±10% power supply tolerance available
- 100% Flashrite programming
 - Typical programming time of 8 seconds

- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin TSOP, and PLCC packages

GENERAL DESCRIPTION

The Am27C512 is a 512 K-bit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP, TSOP, and PLCC packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable (OE) and Chip Enable (CE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's Flashrite programming algorithm (100 μs pulses) resulting in a typical programming time of 8 seconds.

BLOCK DIAGRAM



08140H-1


Publication# 08140 Rev. H Amendment/0 Issue Date: May 1995

PRODUCT SELECTOR GUIDE

| Family Part No. | | | | Am27C512 | | | |
|-------------------------------|-----|-----|-----|----------|------|------|------|
| Ordering Part No: Vcc ± 5% | -55 | 5 | | | | | -255 |
| Vcc ± 10% | | -70 | -90 | -120 | -150 | -200 | |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access Time (ns) | 55 | 40 | 40 | 50 | 50 | 75 | 75 |


CONNECTION DIAGRAMS

Top View



Notes:

1. JEDEC nomenclature is in parentheses.



*Contact local AMD sales office for package availability.

08140H-4

Standard Pinout

PIN DESIGNATIONS

A0-A15

= Address Inputs

CE (E)

= Chip Enable Input

DQ0-DQ7

= Data inputs/Outputs

DU

= No External Connection

(Do Not Use)

NC

= No Internal Connection


 \overline{OE} (\overline{G})/V_{PP} = Output Enable Input/ Program Voltage Input

= Vcc Supply Voltage

 V_{CC} Vss

Ground


LOGIC SYMBOL



ORDERING INFORMATION

UV EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | | |
|--------------------|------------------|--|--|--|--|--|--|--|
| AM27C512-55 | DC | | | | | | | |
| AM27C512-70 | DC, DCB | | | | | | | |
| AM27C512-90 | | | | | | | | |
| AM27C512-120 | | | | | | | | |
| AM27C512-150 | DC, DCB, DI, DIB | | | | | | | |
| AM27C512-200 | DE, DEB | | | | | | | |
| AM27C512-250 | <u> </u> | | | | | | | |
| AM27C512-255 | DC, DCB, DI, DIB | | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | | |
|--------------------|------------|--|--|--|--|--|--|--|
| AM27C512-70 | | | | | | | | |
| AM27C512-90 | | | | | | | | |
| AM27C512-120 | PC, JC, EC | | | | | | | |
| AM27C512-150 | PI, JI, EI | | | | | | | |
| AM27C512-200 | | | | | | | | |
| AM27C512-255 | | | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512

Upon delivery or after each erasure the Am27C512 has all 524,288 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the \overline{OE}/V_{PP} and \overline{CE} is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C512. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C512 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C512 may be common. A TTL low-level program pulse applied to an Am27C512 \overline{CE} input and $\overline{OE}/V_{PP} = 12.75 \, \text{V} \pm 0.25 \, \text{V}$, will

program that Am27C512. A high-level \overline{CE} input inhibits the other Am27C512 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{CE}}$ at V_{IL} and $\overline{\text{OE}}/V_{PP}$ at V_{IL} . Data should be verified t_{DV} after the falling edge of $\overline{\text{CE}}$.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to $V_{IH}.$ All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A0 = V_{IH}$), the device code. For the Am27C512, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}/V_{PP}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE}/V_{PP} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}/\text{NPP}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | OE/Vpp | A0 | A9 | Outputs |
|-------------------------|----------------------|-------------|--------|-----|----|---------|
| Read | | ViL | VIL | X | X | Dout |
| Output Disable | | Х | ViH | Х | X | Hi-Z |
| Standby (TTL) | | ViH | Х | Х | Х | Hi-Z |
| Standby (CMOS) | - | Vcc ± 0.3 V | Х | Х | х | Hi-Z |
| Program | | ViL | VPP | Х | X | DIN |
| Program Verify | | ViL | VIL | Х | х | Dout |
| Program Inhibit | | Vін | Vpp | Х | Х | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | Vн | 01H |
| | Device Code | ViL | VIL | ViH | Vн | 91H |

Notes:

- 1. $VH = 12.0 \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A15 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied –55°C to +125°C |
| Voltage with Respect To V _{SS} All pins except A9, |
| V _{PP} ,V _{CC} 0.6 V to V _{CC} + 0.5 V |
| A9 and V _{PP} |
| Vcc0.6 V to +7.0 V |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- For A9 and Vpp the minimum DC input is -0.5 V. During transitions, A9 and Vpp may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and Vpp must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| Commercial (C) Devices Ambient Temperature (T _A) 0°C to +70°C |
|--|
| Industrial (I) Devices Ambient Temperature (T _A) -40 °C to $+85$ °C |
| Extended Commercial (E) Devices Ambient Temperature (T _A)55°C to +125°C |
| Supply Read Voltages VCC for Am27C512-XX5 +4.75 V to +5.25 V |
| Vcc for Am27C512-XX0 +4.50 V to +5.50 V |
| Vcc for Am27C512-55 +4.75 V to +5.25 V |
| Operating ranges define those limits between which the func- |

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------------|---|--------------|------|-----------|------|
| Vон | Output HIGH Voltage | Іон =400 μΑ | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | loL = 2.1 mA | | 0.45 | ٧ |
| Vін | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ |
| VIL | Input LOW Voltage | , | | -0.5 | +0.8 | ٧ |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | | 1.0 | μΑ |
| | | | C/I Devices | | 1.0 | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА | |
| lcc1 | Vcc Active Current (Note 3) | $\overline{\text{CE}} = \text{V}_{\text{IL}}, \text{f} = 10 \text{MHz}, \text{lout} = 0 \text{mA},$ | | | 30 | mA |
| Icc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C512 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

08140H-7

08140H-6

CAPACITANCE

| Parameter | | Test | TS 032 | | CDV028 | | PL 032 | | PD 028 | | |
|-----------|-----------------------|------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 10 | 12 | 10 | 12 | 9 | 12 | 6 | 10 | pF |
| Соит | Output Capacitance | Vout = 0 | 12 | 14 | 10 | 13 | 9 | 12 | 6 | 10 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, 4 and 5)

| Parameter Symbols | | | | Am27C512 | | | | | | | | | |
|----------------------|----------|---|--------------------|----------|-----|-----|-----|------|------|------|------|----------|----|
| JEDEC | Standard | Parameter Description | Test Conditions | | -55 | -70 | -90 | -120 | -150 | -200 | -255 | Unit | |
| tavqv | tacc | Address to | CE = OE = | Min | - | _ | _ | | _ | _ | - | | |
| | | Output Delay | VIL | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns | |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | | _ | _ | | |
| | | Output Delay | | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns | |
| tglav | toe | Output Enable to | CE = VIL | Min | _ | _ | _ | _ | _ | _ | _ | | |
| | Outp | Output Delay | Output Delay | _ | Max | 35 | 40 | 40 | 50 | 50 | 75 | 75 | ns |
| tehoz | tDF | Chip Enable HIGH or | | Min | | | | - | | _ | _ | | |
| tgнаz | (Note 2) | Output Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 25 | 30 | 30 | 30 | 30 | 30 | ns | |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | <u> </u> | |
| | | Addresses, CE, or OE, whichever occurred first | | Мах | ı | - | - | _ | - | - | - | ns | |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

For the Am27C512-55:

Output Load: 1 TTL gate and $C_L = 30 \text{ pF}$ Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance (30 pF for -55)

08140H-8

SWITCHING TEST WAVEFORM






08140H-9

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 20 ns for -55 device.

KEY TO SWITCHING WAVEFORMS




KS000010


SWITCHING WAVEFORMS



Notes:

- 1. OE/VPP may be delayed up to tacc-toE after the falling edge of the addresses without impact on tacc.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.






NOTE: Tgroup = signals driven by a Target = I/O, C/D, MSG, REQ

RESPONSE TO SELECTION (AS A TARGET)

| Symbol | Characteristic | Min | Max | Units |
|-------------------|-------------------------------------|-----------|-----|-------|
| t _{SLBH} | SEL In Low to BSY In High | A 1 | | ns |
| t _{iVBH} | "OR-ED" ID Valid In to BSY In High | A Fig. | A | ns |
| t _{BHBL} | | oly 19.41 | 200 | us |
| t _{BLOI} | BSY Out Low to "OR-ED" D Invalid in | 0 | | ns |
| t _{BLSH} | BSY Out Low to SEL In High | 0 | | ns |
| tavsh T | ATN Valid In to SEL In High | 0 | | ns |
| t _{SHIO} | SEL in High to Tgroup Out | 100 | | ns |



NOTE: Tgroup = signals driven by a Target = I/O, C/D, MSG, REQ


11853-028A


Am33C93A

4-69

Tgroup

RESELECTING AN INITIATOR (AS A TARGET)






NOTE: Tgroup = signals driven by a Target = $\overline{C/D}$, \overline{MSG} , \overline{REQ} igroup = signals driven by an Initiator = \overline{ATN} , \overline{ACK}

RESPONSE TO RESELECTION (AS AN INITIATOR)

11853-029A

| Symbol | Characteristic | Min | Max | Units |
|-------------------|---|------------|----------|-------|
| t _{SLBH} | SEL In Low to BSY In High | 0, < | | ns |
| t _{IVBH} | "OR-ED" ID Valid In to BSY In High | ((0) | ~ | ns |
| t _{ILBH} | 1/O In Low to BSY In High | 101 | | ns |
| t _{BHAO} | SEL Low , ID Valid , BSY High to Igroup O | n 100 | • | ns |
| t _{AVBL} | Igroup Valid Qut to BSY Out Low 3 😘 🛂 | 100 | | ns |
| t _{BHBL} | BOX IN HIGH TO BOX ON TOW! | 0.4 | 200 | μs |
| t _{BLOI} | BSY Out Low to "OR-ED" ID Invalid In | 0 | | ns |
| tBLSH | BSY Out Loweto SEL In High | 0 | | ns |
| t _{SHBH} | SEE In High to BSY Out High | 0 | | ns |



Tgroup = signals driven by a Target = C/D, MSG, REQ


Igroup = signals driven by an Initiator = ATN, ACK

*** BSY will still be driven by the reselecting target.

11853-030A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)


| Symbol | Characteristic | Min | Max | Units | T-52-33-27 |
|-------------------|---------------------------------|------|-----|-------|------------|
| t _{SHPC} | SEL In High to Phase Change In | 0 | | ns | 1-32-33-27 |
| t _{ILDT} | I/O in Low to Data Bus TRISTATE | 0 | 125 | ns | |
| tpcsl | Phase Change In to REQ In Low | 1400 | | ns | |
| t _{DVRL} | Data Valid In to REQ In Low | 0 1 | | ns | |
| t _{RLAL} | REO In Low to ACK Out Low | 0 | 175 | ns | |
| t _{ALDI} | ACK Out Low to Data Invalid in | 0 | | ns | |
| t _{ALRH} | ACK Out Low to REQ In High | 0 | | ns | |
| t _{RHAH} | REQ In High to ACK Out High | 0 | 175 | ns | |
| tAHPC | ACK Out High to Phase Change In | 0 | | ns | |





SEND ASYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS A TARGET)


| Symbol | Characteristic | Min | Max | Units |
|-------------------|---------------------------------|--------------|-----|-------|
| t _{SHPC} | SEL In High to Phase Change Out | 100 | . # | ns |
| t _{ILDO} | 1/O Out Low to Data Out | 800 | | ns |
| t _{DVRL} | Data Out Valid to REQ Out Low | ∏55 🔭 | | ns |
| t _{PCRL} | Phase Change Out to REQ Our Low | 500 | 4 | ns |
| t _{RLAL} | REQ Out Low to ACR in Low | 0 | | ns |
| t _{ALRH} | ACK in Low to REO Out High | 0 | 175 | ns |
| tALDI | ACK in Low to Data Out Invalid | 0 | | ns |
| t _{RHAH} | REC Out High to ACK In High | 0 | | ns |
| t _{AHPC} | ACK In High to Phase Change Out | 100 | | ns |
| t _{AHRL} | ACK In High to REQ Out Low | 0 | 175 | ns |



ATN NOTE: Phase = signals that define the bus phase C/D, MSG

SEND ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS AN INITIATOR)

| Symbo | I Characteristic | Min | Max | Units |
|-------------------|---------------------------------|-------|------|-------|
| t _{SHPC} | SEL In High to Phase Change In | 0 | ~0 | ns |
| t _{IHDO} | I/O In High to Data Out | A ST | | ns |
| t _{PCRL} | Phase Change In to REQ In Low | 400 | LI D | ns |
| t _{rlal} | REQ In Low to ACK Out Low | 1 0 1 | 175 | ns |
| t _{DVAL} | Data Out Valid to ACK Out Low | 55 | • | ns |
| t _{ALRH} | ACK Out Low to REO In High | 0 | | ns |
| t _{rhah} | REO In High to ACK Out High | 0: | 175 | ns |
| t _{RHDI} | REQ In High to Data Out Invalid | 0 | | ns |
| t _{AHPC} | ACK Out High to Phase Change In | 0 | | ns |



NOTE: Phase = signals that define the bus phase C/D, MSG


11853-033A

4-72

Am33C93A

RECEIVE ASYNCHRONOUS INFORMATION TRANSFER OUT (ACTING AS A TARGET)

| Symbol | Characteristic | Min | Max | Units | T 50 00 |
|-------------------|-----------------------------------|-------|-----|-------|------------|
| t _{SHPC} | SEL In High to Phase Change Out | 100 | | ns | T-52-33-27 |
| t _{IHDT} | I/O Out High to Data Bus TRISTATE | 0- | d | ns | |
| t _{PCRL} | Phase Change to REQ Out Low | 500 🦽 | 00 | ns | |
| t _{rlal} | REQ Out Low to ACK In Low | [0] N | A B | ns | |
| t _{DVAL} | Data In Valid to ACK In Low | 0 | | ns | |
| t _{ALRH} | ACK In Low to REQ Out High | 310 - | 175 | ns | |
| t _{RHDI} | REQ Out High to Data in Invalid | 0 | | ns | |
| t _{RHAH} | REO Out High to ACK in High | 0 | | ns | |
| t _{AHPC} | ACK in High to Phase Change Out | 0 | | ns | |
| t _{AHRL} | ACK In High to REQ Out Low | 0 | 175 | ns | |



NOTE: Phase = signals that define the bus phase C/D, MSG

11853-034A

RECEIVE SYNCHRONOUS INFORMATION TRANSFER IN (ACTING AS AN INITIATOR)

| Symbol | Characteristic | Min | Max | Units |
|-------------------|------------------------------|-------------|----------|-------|
| t _{DVRL} | Data Valid In to REQ In Low | 0 | - n B | ns |
| t _{RLDI} | REQ In Low to DATA Invalid | n 49 5 | 7 | ns |
| t _{RLRH} | REQ In Low to REQ In High | 50 \ | | ns |
| t _{RHRL} | REQ In Highto REQ In Low | 50 1 | 3 2 | ns |
| talah | ACK OUT LOW to ACK Out High | Tcyc-10 | | ns |
| AHAL STATE | ACK Out High to ACK Out Low | Tcyc-25 | | ns |
| t _{AHPC} | ACK Out High to Phase Change | 0 | | ns |

Parameters $t_{\rm SHPC}$, $t_{\rm ILDT}$, and $t_{\rm PCRL}$ are also applicable and are identical to those in Receive Asynchronous Information Transfer In (Acting as an Initiator), top of page 37.