



## 2, 4, and 8MB, STmicro, 5.0V 4Mb Based, Uniform Sector FLASH Module Family

### FEATURES

- 2, 4, and 8MB Density FLASH Modules
- Organized as; 512K x 32, 2 x 512K x 32, and 4 x 512K x 32
- Based on STmicro's M29F040B 5.0V FLASH Device
- Base Component DEVICE ID = E2h
- Base Component MANUFACTURERS ID = 20h
- Uniform Sector Architecture
- Sector Erase
- Sector Protection
- Embedded Erase Algorithm
- Embedded Program Algorithm (AMD Compatible)
- Data Polling and Toggle Bit for Detection
- 100,000 Program/Erase Cycles per Block
- 20 Year Data Retention

### DESCRIPTION

The WED7F325ZXEBN, WED7F2325ZXEBN, and WED7F4325ZXEBN are organized as 512K x 32, 2 x 512K x 32 and 4 x 512K x 32 respectively. The modules are based on 4Mb TSOP components from STmicro which are mounted onto an FR4 substrate.

The Modules are offered in Access Speeds from 70 to 150ns with an Operation Voltage Requirement of 5.0V ±10%.

### PIN CONFIGURATION

PIN#	PIN Name	PIN#	PIN Name	PIN#	PIN Name	PIN#	PIN Name
1	V <sub>SS</sub>	21	(Note 1)	41	A <sub>11</sub>	61	DQ <sub>9</sub>
2	V <sub>CC</sub>	22	(Note 1)	42	A <sub>10</sub>	62	DQ <sub>8</sub>
3	NC	23	(Note 1)	43	A <sub>9</sub>	63	DQ <sub>7</sub>
4	$\bar{G}$	24	(Note 1)	44	A <sub>8</sub>	64	DQ <sub>6</sub>
5	$\bar{W}_0$	25	V <sub>SS</sub>	45	A <sub>7</sub>	65	DQ <sub>5</sub>
6	$\bar{W}_1$	26	DQ <sub>29</sub>	46	A <sub>6</sub>	66	DQ <sub>4</sub>
7	NC	27	DQ <sub>30</sub>	47	A <sub>5</sub>	67	DQ <sub>3</sub>
8	DQ <sub>16</sub>	28	DQ <sub>31</sub>	48	A <sub>4</sub>	68	DQ <sub>2</sub>
9	DQ <sub>17</sub>	29	$\bar{W}_2$	49	A <sub>3</sub>	69	DQ <sub>1</sub>
10	DQ <sub>18</sub>	30	NC	50	A <sub>2</sub>	70	DQ <sub>0</sub>
11	DQ <sub>19</sub>	31	NC	51	A <sub>1</sub>	71	NC
12	DQ <sub>20</sub>	32	NC	52	A <sub>0</sub>	72	V <sub>CC</sub>
13	DQ <sub>21</sub>	33	NC	53	$\bar{W}_3$	73	PD <sub>1</sub>
14	DQ <sub>22</sub>	34	A <sub>18</sub>	54	V <sub>SS</sub>	74	PD <sub>2</sub>
15	DQ <sub>23</sub>	35	A <sub>17</sub>	55	DQ <sub>15</sub>	75	PD <sub>3</sub>
16	DQ <sub>24</sub>	36	A <sub>16</sub>	56	DQ <sub>14</sub>	76	PD <sub>4</sub>
17	DQ <sub>25</sub>	37	A <sub>15</sub>	57	DQ <sub>13</sub>	77	PD <sub>5</sub>
18	DQ <sub>26</sub>	38	A <sub>14</sub>	58	DQ <sub>12</sub>	78	PD <sub>6</sub>
19	DQ <sub>27</sub>	39	A <sub>13</sub>	59	DQ <sub>11</sub>	79	PD <sub>7</sub>
20	DQ <sub>28</sub>	40	A <sub>12</sub>	60	DQ <sub>10</sub>	80	V <sub>SS</sub>

Note 1: Bank Enable

SIMM Density	Pin 24	Pin 23	Pin 22	Pin 21
512K x 32	E <sub>0</sub>	NC	NC	NC
2 x 512K x 32	E <sub>0</sub>	E <sub>1</sub>	NC	NC
4 x 512K x 32	E <sub>0</sub>	E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>

### PRESENCE DETECT PINS; MODULE DENSITY

SIMM Density	Presence Select Pin			
	PD <sub>1</sub>	PD <sub>2</sub>	PD <sub>3</sub>	PD <sub>4</sub>
512K x 32	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Open
2 x 512K x 32	Open	Open	Open	V <sub>SS</sub>
4 x 512K x 32	V <sub>SS</sub>	Open	Open	V <sub>SS</sub>

### PIN CAPACITANCE

Parameter	Sym	Pins	2MB Value	4MB Value	8MB Value
Input Capacitance	C <sub>in</sub>	Address	20pF	40pF	80pF
Input Capacitance	C <sub>in</sub>	$\bar{G}$	20pF	40pF	80pF
Output Capacitance	C <sub>io</sub>	Input/Output Data Bus	5pF	10pF	20pF
Input Capacitance	C <sub>in</sub>	$\bar{E}_{0-3}$	20pF	20pF	20pF
Input Capacitance	C <sub>in</sub>	$\bar{W}_{0-3}$	5pF	10pF	20pF

### PIN NAME, DEFINITION

A <sub>0-19</sub>	Address Inputs
DQ <sub>0-31</sub>	Common Data Input/ Output
$\bar{W}_{0-3}$	Byte Write Enables
$\bar{E}_{0-3}$	Bank Enable
$\bar{G}$	Output Enable
PD <sub>0-7</sub>	Presence Detect
NC	No Connect
V <sub>CC</sub>	Power 5V ±10%
V <sub>SS</sub>	Ground



**ORDERING INFORMATION**

**2MB, 512K X 32**

Part Number	Density	Speed	Package
WED7F325ZXEBN70C	2MB	70ns	366
WED7F325ZXEBN90C	2MB	90ns	366
WED7F325ZXEBN12C	2MB	120ns	366
WED7F325ZXEBN15C	2MB	150ns	366

**8MB, 4 X 512K X 32**


Part Number	Density	Speed	Package
WED7F4325ZXEBN90C	8MB	90ns	368
WED7F4325ZXEBN12C	8MB	120ns	368
WED7F4325ZXEBN15C	8MB	150ns	368

**4MB, 2 X 512K X 32**

Part Number	Density	Speed	Package
WED7F2325ZXEBN70C	4MB	70ns	367
WED7F2325ZXEBN90C	4MB	90ns	367
WED7F2325ZXEBN12C	4MB	120ns	367
WED7F2325ZXEBN15C	4MB	150ns	367


**FIG. 1**

**FUNCTIONAL BLOCK DIAGRAM  
2MB; 512K X 32**



**FIG. 2**


**FUNCTIONAL BLOCK DIAGRAM  
4MB; 2 X 512K X 32**






**FIG. 3**

**FUNCTIONAL BLOCK DIAGRAM**  
8MB; 4 X 512K X 32




**FIG. 4**

**MECHANICAL; PACKAGE - 366**





**FIG. 5**  
**MECHANICAL; PACKAGE - 367**



**FIG. 6**  
**MECHANICAL; PACKAGE - 368**

