Features

- Six High-side and Six Low-side Drivers
- Outputs Freely Configurable as Switch, Half Bridge, or H-bridge
- Capable to Switch All Kinds of Loads Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- 0.6A Continuous Current Per Switch
- Low-side: $R_{DSon} < 1.5\Omega$ Versus Total Temperature Range
- High-side: $R_{DSon} < 2.0 \Omega$ Versus Total Temperature Range
- Very Low Quiescent Current I_S < 20 μA in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Under- and Overvoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Daisy Chaining Possible
- SO28 Power Package

1. Description

The U6815BM is a fully protected driver interface designed in 0.8-µm BCDMOS technology. It is used to control up to 12 different loads by a microcontroller in automotive and industrial applications.

Each of the 6 high-side and 6 low-side drivers is capable of driving currents up to 600 mA. The drivers are freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors, and inductors can be combined. The IC design especially supports the applications of H-bridges to drive DC motors.

Protection is guaranteed for short-circuit conditions, overtemperature, under- and overvoltage. Various diagnostic functions and a very low quiescent current in standby mode enable a wide range of applications. The U6815BM has automotive qualification for conducted interferences, EMC protection, and 2-kV ESD protection.



Dual Hex DMOS Output Driver with Serial Input Control


U6815BM

4545D-BCD-04/09





Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. Pinning SO28




Table 2-1.Pin Description

Pin	Symbol	Function
1	LS5	Low-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by active zenering, short-circuit protection, diagnosis for short and open load
2	HS5	High-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by active zenering, short-circuit protection, diagnosis for short and open load
3	HS4	High-side driver output 4 (see pin 2)
4	LS4	Low-side driver output 4 (see pin 1)
5	VS	Power supply output stages HS4, HS5, HS6, internal supply; external connection to pin 10 necessary
6, 7, 8, 9	GND	Ground, reference potential, internal connection to pin 20 to 23, cooling tab
10	VS	Power supply output stages HS1, HS2 and HS3
11	LS3	Low-side driver output 3 (see pin 1)
12	HS3	High-side driver output 3 (see pin 2)
13	HS2	High-side driver output 2 (see pin 2)
14	LS2	Low-side driver output 2 (see pin 1)
15	HS1	High-side driver output 1 (see pin 2)
16	LS1	Low-side driver output 1 (see pin 1)
17	INH	Inhibit input, 5-V logic input with internal pull down, low = standby, high = normal operating
18	DO	Serial data output, 5-V CMOS logic level tristate output for output (status) register data, sends 16-bit status information to the microcontroller (LSB is transferred first). Output will remain tristated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only.
19	VCC	Logic supply voltage (5V)
20, 21, 22, 23	GND	Ground (see pins 6 to 9)
24	CS	Chip select input, 5-V CMOS logic level input with internal pull-up, low = serial communication is enabled, high = disabled
25	CLK	Serial clock input, 5-V CMOS logic level input with internal pull-down, controls serial data input interface and internal shift register ($f_{max} = 2 \text{ MHz}$)
26	DI	Serial data input, 5-V CMOS logic level input with internal pull-down, receives serial data from the control device, DI expects a 16-bit control word with LSB being transferred first
27	LS6	Low-side driver output 6 (see pin 1)
28	HS6	High-side driver output 6 (see pin 2)





3. Functional Description

3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) must be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tristate condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.






Table 3-1.Input Data Protocol

Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	LS4	See LS1
8	HS4	See HS1
9	LS5	See LS1
10	HS5	See HS1
11	LS6	See LS1
12	HS6	See HS1
13	OLD	Open-load detection (low = on)
14	SCT	Programmable time delay for short circuit and overvoltage shutdown (short-circuit shutdown delay high/low = 100 ms/12.5 ms, overvoltage shutdown delay high/low = 15 ms/3.5 ms
15	SI	Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered)

After power-on reset, the input register has the following status:

ſ	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	(SI)	(SCT)	(OLD)	(HS6)	(LS6)	(HS5)	(LS5)	(HS4)	(LS4)	(HS3)	(LS3)	(HS2)	(LS2)	(HS1)	(LS1)	(SRR)
	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L

Table 3-2. Output Data Protocol

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning (overtemperature shut down) ⁽¹⁾
1	Status LS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
2	Status HS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	Status LS4	Description see LS1
8	Status HS4	Description see HS1
9	Status LS5	Description see LS1
10	Status HS5	Description see HS1
11	Status LS6	Description see LS1
12	Status HS6	Description see HS1
13	SCD	Short circuit detected: set high, when at least one output is switched off by a short-circuit condition
14	INH	Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin 17). High = standby, low = normal operation
15	PSF	Power supply fail: over- or undervoltage at pin VS detected

Note: 1. Bit 0 to 15 = high: overtemperature shutdown





4. Power Supply Fail

In the event of over or undervoltage at pin VS, an internal timer is started. When the overvoltage delay time (t_{dOV}) programmed by the SCT Bit or the undervoltage delay time (t_{dUV}) is reached, the power-supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are immediately enabled. The PSF bit remains high until it is reset by the SRR bit in the input register.

5. Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current I_{HS1-6} , I_{LS1-6}). If $V_{VS} - V_{HS1-6}$ or V_{LS1-6} is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open-load function for this output.

6. Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, $T_{jPW set}$, the temperature prewarning bit (TP) in the output register is set. When temperature falls below the thermal prewarning threshold $T_{jPW reset}$, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at Pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of input and output registers.

If the junction temperature exceeds the thermal shutdown threshold $T_{j \text{ switch off}}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text{ switch on}}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

7. Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the over-current limitation and shutdown threshold (I_{HS1-6} , I_{LS1-6}) are reached. Simultaneously, an internal timer is started. The shorted output is disabled during a permanent short when the delay time (t_{dSd}) programmed by the Short-Circuit Timer (SCT) bit is reached. Additionally, the Short-Circuit Detection (SCD) bit is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

7.1 Inhibit

There are two ways to disable the U6815BM:

- 1. Set bit SI in the input register to zero
- 2. Switch Pin 17 (INH) to 0V

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit SI = 1 or by pin 17 (INH) switched back to 5V.

8. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All values refer to GND pins.

Parameters	Pins	Symbol	Value	Unit
Supply voltage	5, 10	V _{VS}	-0.3 to +40	V
Supply voltage, t < 0.5s; $I_S > -2A$	5, 10	V _{VS}	–1	V
Supply voltage difference	$ V_{S_{Pin5}} - V_{S_{Pin10}} $	ΔV_{VS}	150	mV
Supply current	5, 10	I _{VS}	1.4	А
Supply current, t < 200 ms	5, 10	I _{VS}	2.6	А
Logic supply voltage	19	V _{VCC}	-0.3 to +7	V
Input voltage	17	V _{INH}	–0.3 to +17	V
Logic input voltage	24 to 26	$V_{DI,} V_{CLK,} V_{CS}$	–0.3 to V _{VCC} + 0.3	V
Logic output voltage	18	V _{DO}	-0.3 to V _{VCC} + 0.3	V
Input current	17, 24 to 26	I _{INH,} I _{DI,} I _{CLK,} I _{CS}	-10 to +10	mA
Output current	18	I _{DO}	-10 to +10	mA
	1 to 4, 11 to 16	I _{LS1 to} I _{LS6}	Internally limited (see	mA
Output current	27, 28	I _{HS1 to} I _{HS6}	$\begin{array}{c} -0.3 \text{ to } +40 \\ -1 \\ 150 \\ 1.4 \\ 2.6 \\ -0.3 \text{ to } +7 \\ -0.3 \text{ to } +17 \\ -0.3 \text{ to } +17 \\ -0.3 \text{ to } V_{VCC} + 0.3 \\ -0.3 \text{ to } V_{VCC} + 0.3 \\ -10 \text{ to } +10 \\ -10 \text{ to } +10 \end{array}$	mA
Output voltage	2, 3, 12, 13, 15, 28	HS1 to HS6	0.2 to 1.40	V
Output voltage	1, 4, 11, 14, 16, 27	LS1 to LS6	-0.3 10 +40	v
Reverse conducting current ($t_{pulse} = 150 \ \mu s$)	2, 3, 12, 13, 15, 28 towards 5, 10	I _{HS1 to} I _{HS6}	17	А
Junction temperature range		Tj	-40 to +150	°C
Storage temperature range		T _{stg}	-55 to +150	°C

9. Thermal Resistance

All values refer to GND pins			
Parameters	Symbol	Value	Unit
Junction - pin, measured to GND, Pins 6 to 9 and 20 to 23	R _{thJP}	25	K/W
Junction ambient	R _{thJA}	65	K/W

10. Operating Range

All values refer to GND pins

Parameters	Pins	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	5, 10	V _{VS}	V _{UV} ⁽¹⁾		40 ⁽²⁾	V
Logic supply voltage	19	V _{VCC}	4.5	5	5.5	V
Logic input voltage	17, 24 to 26	$\begin{matrix} V_{INH}, V_{DI}, V_{CLK}, \\ V_{CS} \end{matrix}$	-0.3		V _{VCC}	V
Serial interface clock frequency	25	f _{CLK}			2	MHz
Junction temperature		Tj	-40		+150	°C

Notes: 1. Threshold for undervoltage detection

2. Output disabled for $V_{VS} > V_{OV}$ (threshold for overvoltage detection)





11. Noise and Surge Immunity

Parameters	Test Conditions	Value
Conducted interferences	ISO 7637-1	level 4 ⁽¹⁾
Interference suppression	VDE 0879 Part 2	level 5
ESD (human body model)	MIL-STD-883D Method 3015.7	2 kV
ESD (machine model)	EOS/ESD - S 5.2	150V

Note: 1. Test pulse 5: $V_{Smax} = 40V$

12. Electrical Characteristics

 $7.5V < V_{VS} < 40V; \ 4.5V < V_{VCC} < 5.5V; \ INH = High; -40^{\circ}C < Tj < 150^{\circ}C; \ unless \ otherwise \ specified, \ all \ values \ refer \ to \ GND \ pins.$

Parameters	Test Conditions/Pins	Symbol	Min.	Тур.	Max.	Unit
Current Consumption				1	1	J
Quiescent current (V _S)	V_{VS} < 16V, INH or bit SI = low Pins 5, 10	I _{VS}			40	μA
Quiescent current (V_{CC}) $4.5V < V_{VCC} < 5.5V$, INH or bit SI = low, pin 19		I _{VCC}			20	μA
Supply current (V _S) normal operating	V _{VS} < 16V, pins 5, 10 all output stages off	I _{VS}		0.8	1.2	mA
normal operating	All output stages on, no load	I _{VS}			10	mA
Supply current (V _{CC})	4.5V < V _{VCC} < 5.5V, normal operating, pin 19	I _{VCC}			150	μA
Internal Oscillator Frequency				+	+	
Frequency (time-base for delay timers)		f _{osc}	19		45	kHz
Over- and Undervoltage Detection	, Power-on Reset			4	1	1
Power-on reset threshold	Pin 19	V _{VCC}	3.4	3.9	4.4	V
Power-on reset delay time	After switching on V _{VCC}	t _{dPor}	30	95	160	μs
Undervoltage detection threshold	Pins 5, 10	V _{UV}	5.5		7.0	V
Undervoltage detection hysteresis	Pins 5, 10	ΔV_{UV}		0.4		V
Undervoltage detection delay		t _{dUV}	7		21	ms
Overvoltage detection threshold	Pins 5, 10	V _{OV}	18		22.5	V
Overvoltage detection hysteresis	Pins 5, 10	ΔV_{OV}		1		V
Overvoltage detection delay	Input register, Bit 14 (SCT) = high	t _{dOV}	7		21	ms
Overvoltage detection delay	Input register, Bit 14 (SCT) = low	t _{dOV}	1.75		5.25	ms
Thermal Prewarning and Shutdow	n					
Thermal prewarning, set		T _{jPWset}	125	145	165	°C
Thermal prewarning, reset		T _{jPWreset}	105	125	145	°C
Thermal prewarning hysteresis		ΔT_{jPW}		20		К
Thermal shutdown, off		T _{j switch off}	150	170	190	°C
Thermal shutdown, on		T _{j switch on}	130	150	170	°C
Thermal shutdown hysteresis		$\Delta T_{j \text{ switch off}}$		20		K

Notes: 1. Only valid for version U6815BM-N.

2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.

12. Electrical Characteristics (Continued)

 $7.5V < V_{VS} < 40V; \ 4.5V < V_{VCC} < 5.5V; \ INH = High; -40^{\circ}C < Tj < 150^{\circ}C; \ unless \ otherwise \ specified, \ all \ values \ refer \ to \ GND \ pins.$

Parameters	Test Conditions/Pins	Symbol	Min.	Тур.	Max.	Unit
Ratio thermal shutdown, off/thermal prewarning, set		T _{j switch off/} T _{jPW set}	1.05	1.17		
Ratio thermal shutdown, on/thermal prewarning, reset		T _{j switch on/} T _{jPW reset}	1.05	1.2		
Output Specification (LS1 to LS6, H	IS1 to HS6), 7.5V < V _{VS} < V _{OV}		L	4	4	
On resistance, low	I _{Out} = 600 mA, Pins 1, 4, 11, 14, 16 and 27	R _{DS On L}			1.5	Ω
On resistance, high	I _{Out} = -600 mA, Pins 2, 3, 12, 13, 15 and 28	R _{DS On H}			2.0	Ω
Output clamping voltage	I _{LS1-6} = 50 mA, Pins 1, 4, 11, 14, 16, 27	V _{LS1-6}	40		60	V
Output leakage current	$V_{LS1-6} = 40V$, all output stages off, Pins 1, 4, 11, 14, 16 and 27	I _{LS1–6}			10	μA
Ouput leakage current	$V_{HS1-6} = 0V$, all output stages off, Pins 2, 3, 12, 13, 15 and 28	I _{HS1–6}	-10			μA
Inductive shutdown energy ⁽¹⁾	Pins 1-4, 11-16, 27 and 28	W _{outx}			15	mJ
Output voltage edge steepness	Pins 1-4, 11-16, 27 and 28	dV _{LS1-6} /dt dV _{HS1-6} /dt	50	200	400	mV/µ s
Overcurrent limitation and shutdown	Pins 1, 4, 11, 14, 16 and 27	I _{LS1–6}	650	950	1250	mA
threshold	Pins 2, 3, 12, 13,15 and 28	I _{HS1–6}	-1250	-950	-650	mA
Overcurrent shutdown delay time	Input register, bit 14 (SCT) = high	t _{dSd}	70	100	140	ms
Overcurrent shutdown delay time	Input register, bit 14 (SCT) = low	t _{dSd}	8.75		17.5	ms
Open-load detection current	Input register, bit 13 (OLD) = low, output off, pins 1, 4, 11, 14, 16, 27	I _{LS1–6}	60		200	μA
Openhoad detection current	Input register, bit 13 (OLD) = low, output off, pins 2, 3, 12, 13, 15, 28	I _{HS1–6}	-150		-30	μA
Open-load detection current ratio		I _{LS1–6/} I _{HS1–6}	1.2			
Open-load detection threshold	Input register, bit 13 (OLD) = low, output off, pins 1, 4, 11, 14, 16, 27	V _{LS1-6}	0.6		4	v
Openhoad detection timeshold	Input register, bit 13 (OLD) = low, output off, pins 2, 3, 12, 13, 15, 28	V _{VS-} V _{HS1-6}	0.6		4	V
Output switch on delay ⁽²⁾	$R_{Load} = 1 \ k\Omega$	t _{don}			0.5	ms
	$R_{Load} = 1 \ k\Omega$	t _{doff}			1	ms
Inhibit Input						
Input voltage low level threshold	Pin 17	V _{IL}	$0.3 imes V_{VCC}$			V
Input voltage high level threshold	Pin 17	V _{IH}			0.7× V _{VCC}	v
Hysteresis of input voltage	Pin 17	ΔV_{I}	100		700	mV
Pull-down current	$V_{\rm INH} = V_{\rm VCC}$ pin 17	I _{PD}	10		80	μA

Notes: 1. Only valid for version U6815BM-N.

2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.





12. Electrical Characteristics (Continued)

 $7.5V < V_{VS} < 40V$; $4.5V < V_{VCC} < 5.5V$; INH = High; $-40^{\circ}C < Tj < 150^{\circ}C$; unless otherwise specified, all values refer to GND pins.

Parameters	Test Conditions/Pins	Symbol	Min.	Тур.	Max.	Unit
Serial Interface - Logic Inputs (DI, 0	CLK, CS)					
Input voltage low level threshold	Pins 24 to 26	V _{IL}	$0.3 imes V_{VCC}$			V
Input voltage high level threshold	Pins 24 to 26	V _{IH}			$0.7 \times V_{VCC}$	V
Hysteresis of input voltage	Pins 24 to 26	ΔV_{I}	50		500	mV
Pull-down current, Pins DI and CLK	V_{DI} , $V_{CLK} = V_{VCC}$, pins 25, 26	I _{PDSI}	2		50	μA
Pull-up current Pin CS	V _{CS} = 0V, pin 24	I _{PUSI}	-50		-2	μA
Serial Interface - Logic Output (DO)						I
Output voltage low level	I _{OL} = 3 mA, pin 18	V _{DOL}			0.5	V
Output voltage high level	I _{OL} = -2 mA, pin 18	V _{DOH}	V _{VCC} – 1V			V
Leakage current (tristate)	$V_{CS} = V_{VCC}$, $0V < V_{DO} < V_{VCC}$, pin 18	I _{DO}	-10		10	mA

Notes: 1. Only valid for version U6815BM-N.


2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.

13. Serial Interface – Timing

Parameters	Test Conditions	Timing Chart No. ⁽¹⁾	Symbol	Min.	Тур.	Max.	Unit
DO enable after CS falling edge	C _{DO} = 100 pF	1	t _{ENDO}			200	ns
DO disable after CS rising edge	C _{DO} = 100 pF	2	t _{DISDO}			200	ns
DO fall time	C _{DO} = 100 pF	_	t _{DOf}			100	ns
DO rise time	C _{DO} = 100 pF	_	t _{DOr}			100	ns
DO valid time	C _{DO} = 100 pF	10	t _{DOVal}			200	ns
CS setup time		4	t _{CSSethl}	225			ns
CS setup time	$V_{DO} < 0.2 \times V_{VCC}$	8	t _{CSSetlh}	225			ns
CC high time	Input register, Bit 14 (SCT) = high	9	t _{CSh}	140			ns
CS high time	Input register, Bit 14 (SCT) = low	9	t _{CSh}	17.5			ns
CLK high time		5	t _{CLKh}	225			ns
CLK low time		6	t _{CLKI}	225			ns
CLK period time		_	t _{CLKp}	500			ns
CLK setup time		7	t _{CLKSethl}	225			ns
CLK setup time		3	t _{CLKSetlh}	225			ns
DI setup time		11	t _{Diset}	40			ns
DI hold time		12	t _{DIHold}	40			ns

Note: 1. see Figure 13-1 on page 11






Inputs DI, CLK, CS: High level = 0.7 × V_{CC}, Low level = 0.3 × V_{CC} Output DO: High level = 0.8 × V_{CC}, Low level = 0.2 × V_{CC}

For chart numbers, see Table "Serial Interface – Timing" on page 10.





Figure 13-2. Application Circuit



14. Application Notes

It is strongly recommended to connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.

Recommended value for capacitors at V_S:

Electrolythic capacitor C > 22 μ F in parallel with a ceramic capacitor C = 100 nF. Value for electrolytic capacitor depends on external loads, conducted interferences, and reverse conducting current I_{HSx} (see table Absolute Maximum Ratings).


Recommended value for capacitors at V_{CC}:

Electrolythic capacitor C > 10 μ F in parallel with a ceramic capacitor C = 100 nF. To reduce thermal resistance, it is recommended to place cooling areas on the PCB as close as possible to the GND pins.

15. Ordering Information

Extended Type Number	Package	Remarks
U6815BM-NFLY	SO28	Tubed, Pb-free
U6815BM-NFLG3Y	SO28	Taped and reeled, Pb-free

16. Package Information



17. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
4545D-BCD-04/09	Put datasheet in a new template
	 Absolute Maximum Ratings table changed
4545C-BCD-09/05	Put datasheet in a new template
	Pb-free logo on page 1 added
	New heading rows on Table "Absolute Maximum Ratings" on page 7 added
	Table "Ordering Information" on page 13 changed





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support auto_control@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.