

PRELIMINARY

# DP83BC04 8-Bit TRI-STATE® Bidirectional **Transceiver (Non-Inverting)**


### **General Description**

The DP83BC04 is a Bipolar-CMOS 8-bit TRI-STATE bidirectional transceiver (non-inverting), designed to provide bidirectional drive for bus oriented microprocessor and digital communication systems. It is capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP transistors are used for low input currents and an increased output high (VOH) level allows compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capability. In addition it features glitch free power up/down on the B port, preventing erroneous glitches on the system bus.

#### **Features**


- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- 5 mA maximum ICC in TRI-STATE mode
- 40 mA maximum ICC in active mode
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

## **Logic and Connection Diagrams**



TL/F/8626-1

#### **Dual-In-Line Package**



**Top View** 

TL/F/8626-2

Order Number DP83BC04BJ or DP83BC04BN See NS Package Number J20A or N20A

### Logic Table

Inputs		Resulting Conditions		
Chip Disable	Transmit/Receive	A Port	B Port	
00	0	OUT	!N	
00	1	IN	OUT	
1	X	TRI-STATE	TRI-STATE	

X = Don't care

## **Absolute Maximum Ratings** (Note 1)

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the associated reliability electrical test specifications document.

Supply Voltage Input Voltage 5.5V **Output Voltage** 5.5V

Storage Temperature -65°C to +150°C

Maximum Power Dissipation\* at 25°C Cavity Package

1667 mW Molded Package 1832 mW Lead Temperature (soldering, 4 seconds)

260°C \*Derate cavity package 11.1 mW/\*C above 25°C; derate molded package 14.7 mW/\*C above 25°C.

### **Recommended Operating Conditions**

Supply Vallage A/	Min	Max
Supply Voltage (V <sub>CC</sub> ) DP83BC04 Temperature (T <sub>A</sub> )	4.75	5.25
DP83BC04	o	70

# DC Electrical Characteristics (Notes 2 and 3)

Symbol			ondition	8	Min	Тур	Max	Unit
A PORT	(A0-A7)						1, 11, 11, 11, 11, 11, 11, 11, 11, 11,	
V <sub>IH</sub>	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V		2.0		1	Τv
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	DP83BC04		<del> </del>	0.8	v
VOH	Logical "1" Output Voltage	CD = VIL, T/R = VIL		I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		V
<del></del>				$I_{OH} = -3 \text{ mA}$	2.7	3.95	1-	V
VOL	Logical "0" Output Voltage				0.35	0.5	V	
<del></del>			i <sub>OL</sub> = 8			0.3	0.4	V
los	Output Short Circuit Current	$CD = V_{ L }, T/\overline{R} = V_{ L }, V_{O} = 0V,$ $V_{CC} = Max. (Note 4)$		-10	-38	-75	mA	
(IH	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = 2$		= 2.7V	<del> </del>	0.1	80	-
tı	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$			0.1	1	μA mA	
l <u>ır</u>	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$			-70	-200		
VCLAMP	Input Clamp Voltage	CD = 2.0V, I <sub>IN</sub> = -				-0.7	-1.5	μA V
lop	Output/Input	CD = 2.0V		$V_{IN} = 0.4V$		-0.7	-200	μA
	TRI-STATE Current			V <sub>IN</sub> = 4.0V			80	<u>μΑ</u> μΑ
B PORT (	B0-B7)		·J.				1 00 1	μΛ
V <sub>IH</sub>	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = V$	IL.		2.0			V
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = V$		DP83BC04		·	0.8	<del>`</del>
VOH	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2$	.0V	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8		·
ĺ				$I_{OH} = -5  \text{mA}$	2.7	3.9		v
				$I_{OH} = -10  \text{mA}$	2.4	3.6		V
VOL	Logical "0" Output Voltage	$CD = V_{ L}, T/\overline{R} =$	2.0V	I <sub>OL</sub> = 20 mA		0.3	0.4	V
		<del></del>		I <sub>OL</sub> = 48 mA		0.4	0.5	V
os	Output Short Circuit Current	$CD = V_{IL}$ , $T/\overline{R} = 2.0V$ , $V_O = 0V$ , $V_{CC} = Max$ , (Note 4)		-25	-50	-150	mA	
IH.	Logical "1" Input Current	$CD = V_{ L}, T/\overline{R} = V_{ L}, V_{ H} = 2.7V$			0.1	80	μΑ	
	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA	
<u>                                     </u>	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IN} = 0.4V$			-70	-200	A	
CLAMP	Input Clamp Voltage	$CD = 2.0V, I_{ N} = -$	12 mA	<del></del>		-0.7	-1.5	μA V
OD C	Output/Input	CD = 2.0V		V <sub>IN</sub> = 0.4V	<del></del>		-200	μA
- 1	TRI-STATE Current				1		400	<b>μ</b> Λ

Symbol	Parameter	Conditions		Min	Тур	Max	Units
CONTRO	L INPUTS CD, T/R						·
V <sub>IH</sub>	Logical "1" Input Voltage			2.0			. V
V <sub>IL</sub>	Logical "0" Input Voltage		DP83BC04			0.8	V
l <sub>IH</sub>	Logical "1" Input Current	V <sub>IH</sub> = 2.7V			0.5	20	μΑ
lı .	Maximum Input Current	V <sub>CC</sub> = Max, V <sub>IH</sub> = 5.25V				1.0	mA
I <sub>IL</sub>	Logical "0" Input Current	V <sub>IL</sub> = 0.4V	T/A		-0.1	-0.25	mA
			CD		-0.25	-0.5	· mA
VCLAMP	Input Clamp Voltage	$I_{IN} = -12 \text{ mA}$			-0.8	-1.5	٧
POWER S	SUPPLY CURRENT						
Icc	Power Supply Current	$CD = 2.0V, V_{ N} = 0.4V, V_{CC} = Max$ $CD = V_{ NA} = 0.4V, T/\overline{R} = 2V, V_{CC} = Max$			5		mA
					40		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DP63BC04B and across the 0°C to  $+70^{\circ}$ C range for the DP73BC04B. All typical values are for T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min or absolute value basis.

### AC Electrical Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
A Port Dat	a/Mode Specification (Figure A)					
<sup>†</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = $0.4V$ , $T/\overline{R} = 0.4V$ , $R1 = 1k$ , $C1 = 50 pF$ S1 = 0, $S2 = X$ , $S3 = 0$ , $S4 = 0$ , $S5 = 2$		8.5		ns
t <sub>PDLHA</sub>	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V, R1 = 1k, C1 = 50 pF S1 = 0, S2 = X, S3 = 0, S4 = 0, S5 = 2		10		ns
<sup>†</sup> PCDLZA	Propagation Delay from "0" to TRI-STATE from CD to A Port	$B0-B7 = 0.4V$ , $T/\overline{R} = 0.4V$ , $R1 = 1k$ , $C1 = 50 pF$ S1 = 1, $S2 = 1$ , $S3 = 1$ , $S4 = 0$ , $S5 = 0$		15.5		ns
<sup>†</sup> PCDHZA	Propagation Delay from "1" to TRI-STATE from CD to A Port	$B0-B7 = 2.4V$ , $T/\overline{R} = 0.4V$ , $R1 = 1k$ , $C1 = 50$ pF S1 = 1, $S2 = 0$ , $S3 = 1$ , $S4 = 0$ , $S5 = 1$		14		ns
†PCDZLA	Propagation Delay from TRI-STATE to "0" from CD to A Port	$B0-B7 = 0.4V$ , $T/\overline{R} = 0.4V$ , $R1 = 1k$ , $C1 = 50$ pF S1 = 1, $S2 = 1$ , $S3 = 1$ , $S4 = 0$ , $S5 = 0$		26		ns
<sup>†</sup> PCDZHA	Propagation Delay from TRI-STATE to "1" from CD to A Port	B0-B7 = 2.4V, $T/\overline{R}$ = 0.4V, R1 = 1k, C1 = 50 pF S1 = 1, S2 = 0, S3 = 1, S4 = 0, S5 = 1		32		ns
†PTRLZA	Propagation Delay from "0" to TRI-STATE from T/R to A Port	B0-B7 = 0.4V, CD = 0.4V, R1 = 1k, C1 = 50 pF S1 = 1, S2 = 1, S3 = 0, S4 = 1, S5 = 0		16.5		ns
<sup>†</sup> PTRHZA	Propagation Delay from "1" to TRI-STATE from T/R to A Port	B0-B7 = 2.4V, CD = 0.4V, R1 = 1k, C1 = 50 pF S1 = 1, S2 = 0, S3 = 0, S4 = 1, S5 = 1		15		ns
<sup>†</sup> PTRZLA	Propagation Delay from TRI-STATE to "0" from T/R to A Port	B0-B7 = 0.4V, CD = 0.4V, R1 = 1k, C1 = 50 pF S1 = 1, S2 = 1, S3 = 0, S4 = 1, S5 = 0		27		ns
t <sub>TPRZHA</sub>	Propagation Delay from TRI-STATE to "1" from T/R to A Port	B0-B7 = 2.4V, CD = 0.4V, R1 = 1k, C1 = 50 pF S1 = 1, S2 = 0, S3 = 0, S4 = 1, S5 = 1		33		ns

Propagation Delay from "1" to TRI-STATE

Propagation Delay from TRI-STATE to "0"

Propagation Delay from TRI-STATE to "1"

from  $T/\overline{R}$  to B Port

from T/R to B Port

from T/R to B Port

NATL SEMICOND {MEMORY} &6 DE 6501126 0058430 6

23

48

53

ns

ns

Symbol	Parameter	Conditions	Min	Тур	Max	Units
B PORT D	ATA/MODE SPECIFICATION (FIGURE B)				-	
t <sub>PDHLB</sub>	Propagation Delay to a Logical "0" from A Port to B Port	CD = $0.4V T/\overline{R}$ = $2.4V$ , R2 = $150\Omega$ , R3 = $100\Omega$ , C2 = $300 pF$ , S6 = $0$ , S7 = 1, S8 = $0$ , S9 = $2$		11		ns
<sup>t</sup> PDLHB	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4, $T/\overline{R}$ = 2.4V, $R2$ = 150 $\Omega$ , $R3$ = 100 $\Omega$ , $C2$ = 300 pF, $S6$ = 0, $S7$ = 1, $S8$ = 0, $S9$ = 2		18.5		ns
tPCDLZB	Propagation Delay from "0" to TRI-STATE from CD to B Port	$A0-A7 = 0.4V$ , $T/\overline{R} = 2.5V$ , $R2 = 150\Omega$ , $R3 = 100\Omega$ , $C2 = 300$ pF, $$6 = 1$ , $$7 = 1$ , $$8 = 1$ , $$9 = 0$		15.5		ns
t <sub>PCDHZB</sub>	Propagation Delay from "1" to TRI-STATE from CD to B Port	A0-A7 = 2.4V, $T/\overline{R}$ = 2.5V, $R2$ = 150 $\Omega$ , $R3$ = 100 $\Omega$ , $C2$ = 300 pF, $S6$ = 0, $S7$ = 1, $S8$ = 1, $S9$ = 1		13.5		ns
<sup>t</sup> PCDZLB	Propagation Delay from TRI-STATE "0" from CD to B Port	A0-A7 = 0.4V, $T/\overline{R}$ = 2.5V, $R2$ = 150 $\Omega$ , $R3$ = 100 $\Omega$ , $C2$ = 300 pF, $S6$ = 1, $S7$ = 1, $S8$ = 1, $S9$ = 0		25		ns
t <sub>PCDZHB</sub>	Propagation Delay from TRI-STATE to "1" from CD to B Port	A0-A7 = 2.5V, $T/\overline{R}$ = 2.5V, $R2$ = 150 $\Omega$ , $R3$ = 100 $\Omega$ , $C2$ = 300 pF, $R3$ = 0, $R3$ = 1, $R3$ = 1, $R3$ = 1		36		ns
t <sub>PTRLZB</sub>	Propagation Delay from "0" to TRI-STATE from $T/\overline{R}$ to B Port	A0-A7 = 0.4V, CD = 0.4V, R2 = $150\Omega$ , R3 = $100\Omega$ , C2 = $300$ pF, S6 = 1, S7 = 0, S8 = 0, S9 = 0		22		ns
		<del> </del>				

A0-A7 = 2.5V, CD = 0.4V,  $R2 = 150\Omega$ ,

A0-A7 = 0.4V, CD = 0.4V,  $R2 = 150\Omega$ ,

A0-A7 = 2.5V, CD = 0.4V,  $R2 = 150\Omega$ ,

 $R3 = 100\Omega$ , C2 = 300 pF, S6 = 0, S7 = 0, S8 = 0, S9 = 1


 $R3 = 100\Omega$ , C2 = 300 pF, S6 = 1, S7 = 0, S8 = 0, S9 = 0

 $R3 = 100\Omega$ , C2 = 300 pF, S6 = 0, S7 = 0, S8 = 0, S9 = 1

### **Test Circuit**

<sup>t</sup>PTRHZB

**t**PTRZLB



TL/F/8626-4



Test Circuit (Continued)




FIGURE B. B Port Test Load

# **Timing Waveforms**




FIGURE C