3-Volt DSP Microcomputer

ADSP-2103

FEATURES

Complete DSP Microcomputer
3.3 V Version of Industry Standard ADSP-2101
77 ns Instruction Cycle Time from 13 MHz Crystal
65 mW Maximum Active Power Dissipation at 3.3 V
10 mW Maximum IDLE Power Dissipation at 3.3 V
ADSP-2100 Family Code & Function Compatible
2K Words of On-Chip Program Memory RAM
1K Word of On-Chip Data Memory RAM
Separate Program and Data Buses On-Chip
Dual Purpose Program Memory for Both Instruction
and Data Storage

Three Independent Computational Units:
ALU, Multiplier/Accumulator and Barrel Shifter
Two Independent Data Address Generators
Powerful Program Sequencer Provides:

Zero Overhead Looping

Conditional Arithmetic Instruction Execution
Two Double-Buffered Serial Ports with Companding
Hardware and Automatic Data Buffering
Programmable 16-Bit Interval Timer with Prescaler

Programmable Wait State Generation
Automatic Booting of Internal Program Memory from

Byte-Wide External Memory, e.g., EPROM Provisions for Multiprecision Computation and Saturation Logic

Single-Cycle Instruction Execution Single-Cycle Context Switch Multifunction Instructions

Three Edge- or Level-Sensitive External Interrupts 68-Lead PLCC and 80-Lead PQFP

Pin Compatible with ADSP-2101, ADSP-2105 and ADSP-2115

GENERAL DESCRIPTION

The ADSP-2103 is a single-chip microcomputer optimized for digital signal processing (DSP) and other high-speed numeric processing applications. It operates from a supply voltage of 3.0 V to 3.6 V, making it ideal for low power, battery operated applications. It combines the complete ADSP-2100 architecture (three computational units, data address generators and a program sequencer) with two serial ports, a programmable timer, extensive interrupt capabilities and on-chip program and data memory RAM. The ADSP-2103 has 1K words of (16-bit) data memory RAM and 2K words of (24-bit) program memory RAM on chip.


Fabricated in a high-speed, double-layer metal CMOS process, the ADSP-2103 operates with a 77 ns instruction cycle time at 3.3 V (\pm 10%). Every instruction executes in a single cycle. Fabrication in CMOS results in low power operation.

EZ-ICE and EZ-LAB are registered trademarks of Analog Devices, Inc.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



The ADSP-2103's flexible architecture and comprehensive instruction set support a high degree of operational parallelism. In one cycle the ADSP-2103 can:

- generate the next program address
- fetch the next instruction
- perform one or two data moves
- update one or two data address pointers
- perform a computational operation
- receive and transmit data via the two serial ports

Development System


The ADSP-2103 is supported by a complete set of tools for software and hardware system development. The Development Software is a set of modules that supports all ADSP-2100 family processors. The System Builder provides a high-level method for defining the architecture of systems under development. The Assembler produces object code and the Linker combines object modules and library calls into an executable file. The Simulator provides an interactive instruction-level simulation with a reconfigurable user interface. A PROM Splitter generates PROM programmer compatible files. The C Compiler generates ADSP-21xx assembly source code.

Emulators aid in the hardware debugging of ADSP-2103 systems. The full-featured emulator performs a full range of emulation functions including trace and triggering. EZ-Tools are low cost, easy-to-use hardware tools. The EZ-ICE® emulator provides basic functions like changing register values and setting breakpoints. The EZ-LAB® demonstration board is a complete system that executes EPROM-based programs.

The EZ-Kit package is a DSP design kit that contains an EZ-LAB board, development software, DSP textbooks, and example programs.

The ADSP-2101 full-featured emulator and EZ-ICE emulator are used for development of ADSP-2103 systems—a voltage converter interface board provides 3.3 V operation. For more information, see "Emulator Mechanical Specifications."

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703



65E D

Figure 1. ADSP-2103 Block Diagram

Additional Information

This data sheet provides a general overview of ADSP-2103 functionality. For additional information on the architecture and instruction set of the processor, refer to the ADSP-2100 Family User's Manual. For more information about the Development System and ADSP-2103 programmer's reference information, refer to the ADSP-2100 Family Development Software Manuals.

ARCHITECTURE OVERVIEW

Figure 1 is an overall block diagram of the ADSP-2103. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations. The shifter performs logical and arithmetic shifts, normalization, denormalization, and derive exponent operations. The shifter can be used to efficiently implement numeric format control including multiword floating-point representations.

The internal result (R) bus directly connects the computational units so that the output of any unit may be the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient use of these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2103 executes looped code with zero overhead; no explicit jump instructions are required to maintain the loop.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from data memory and pro-

gram memory). Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers. The circular buffering feature is also used by the serial ports for automatic data transfers; these are described on the next page in "Serial Ports."

Efficient data transfer is achieved with the use of five internal buses.

- Program Memory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- Result (R) Bus

The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. The BMS, DMS and PMS signals indicate which memory space the external buses are being used for.

Program memory can store both instructions and data, permitting the ADSP-2103 to fetch two operands in a single cycle, one from program memory and one from data memory. The ADSP-2103 can fetch an operand from on-chip program memory and the next instruction in the same cycle.

The memory interface supports slow memories and memory-mapped peripherals with programmable wait state generation. External devices can gain control of buses with bus request/ grant signals (\overline{BR} and \overline{BG}). One execution mode allows the ADSP-2103 to continue running from internal memory. A second execution mode requires the processor to halt while buses are granted.

The ADSP-2103 can respond to six interrupts. There can be up to three external interrupts, configured as edge or level sensitive. Internal interrupts can be generated by the Timer and the Serial Ports, "SPORTs." There is also a master RESET signal.

The two serial ports provide a complete synchronous serial interface with optional companding in hardware and a wide variety of framed or frameless data transmit and receive modes of operation. Each port can generate an internal programmable serial clock or accept an external serial clock.

Boot circuitry provides for loading on-chip program memory automatically from byte-wide external memory. After reset three wait states are automatically generated. This allows, for example, a 100 ns ADSP-2103 to use an external 250 ns EPROM as boot memory. Multiple programs can be selected and loaded from the EPROM with no additional hardware.

A programmable interval timer can generate periodic interrupts. A 16-bit count register (TCOUNT) is decremented every n cycles, where n-1 is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

The ADSP-2103 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The ADSP-2103 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.

Serial Ports

The ADSP-2103 incorporates two complete synchronous serial ports (SPORT0 and SPORT1) for serial communications and multiprocessor communication.

Each serial port has a 5-pin interface consisting of the following signals.

Signal Name	Function
SCLK	Serial clock (I/O)
RFS	Receive frame synchronization (I/O)
TFS	Transmit frame synchronization (I/O)
DR	Serial data receive
DT	Serial data transmit

Here is a brief list of the capabilities of the ADSP-2103 SPORTs. (Refer to User's Manual for further details.)

- Bidirectional: each SPORT has a separate transmit and receive section.
- Double-buffered: each SPORT section (both receive and transmit) has a data register accessible to the user and an internal transfer register. The double-buffering provides additional time to service the SPORT.
- Flexible clocking: each SPORT can use an external serial clock (from 0 Hz to processor clock input frequency) or generate its own (up to 1/2 the processor frequency).
- Flexible framing: framings for the receive and transmit sections on each SPORT are independent. Each section can run in a frameless mode, with internally generated or externally generated frame synchronization signals, with active high or inverted frame signals, with either of two pulse widths/timings. The receive and transmit sections share the same serial clock.
- Flexible word length: each SPORT supports serial data word lengths from three to sixteen bits.

- Companding in hardware: each SPORT provides optional A-law and μ-law companding according to CCITT recommendation G.711. Different companding can be used for each SPORT, for example, A-law for SPORT0 and μ-law for SPORT1.
- Flexible interrupt scheme: each SPORT section (receive and transmit) can generate a unique interrupt upon completing a data word transfer or after transferring an entire buffer (see next item).
- Auto-buffering with single-cycle overhead: using the ADSP-2103 DAGs, each SPORT can receive and/or transmit an entire circular buffer of data with an overhead of only one cycle per data word. Transfers to and from the SPORT and the circular buffer are automatic in this mode and do not require additional programming. An interrupt is generated only when the receive buffer is full or the transmit buffer is empty.
- Multichannel capability: SPORT0 provides a multichannel interface for selective receipt and transmission of arbitrary data channels from a twenty-four or thirty-two word, timedivision multiplexed, serial bitstream. This is especially useful for T1 or CEPT interfaces or as a network communication scheme for multiple processors.
- Alternate configuration: SPORT1 can be configured as two external interrupt inputs (IRQ0 and IRQ1) and the Flag In and Flag Out signals. The internally generated serial clock may still be used in this configuration.

Pin Description

The ADSP-2103 is available in a 68-lead PLCC and an 80-lead PQFP.

Table I. ADSP-2103 Pin List

Pin	#		
Group Name	of Pins	Input/ Output	Function
Address	14	0	Address Output for Program, Data and Boot Memory Spaces.
Data	24	I/O	Data I/O pins for program and data memories. Input only for Boot memory space, with two MSBs used as Boot space addresses.
RESET	1	I	Processor Reset Input.
ĪRQ2	1	I	External Interrupt Request #2.
BR	1	I	External Bus Request Input.
BG	1	O	External Bus Grant Output.
PMS	1	O	External Program Memory Select.
DMS	1	О	External Data Memory Select.
BMS	1	O	Boot Memory Select.
RD	1	O	External Memory Read Enable.
WR	1	0	External Memory Write Enable.
MMAP	1	I	Memory Map Select.
CLKIN, XTAL	2	I	External Clock or Quartz Crystal Input.
CLKOUT	1	O	Processor Clock Output.
SPORT0	5	I/O	Serial Port 0 I/O Pins. (TFS0, RFS0, DT0, DR0, SCLK0).
SPORT1 or	5	I/O	Serial Port 1 I/O Pins.
IRQ1 (TFS1)	1	I	External Interrupt Request #1.
IRQ0 (RFS1)	1	I	External Interrupt Request #0.
SCLK1	1	0	Programmable Clock Output.
FO (DT1)	1 1	0	Flag Output Pin.
FI (DR1)	_	1	Flag Input Pin.
GND	4		Ground Pins (8 on PQFP).
V_{DD}	3		Power Supply (5 on PQFP).

Interrupts

The interrupt controller allows the processor to respond to the six possible interrupts with a minimum of overhead. The ADSP-2103 provides up to three external interrupt input pins, $\overline{IRQ0}$, $\overline{IRQ1}$ and $\overline{IRQ2}$. $\overline{IRQ2}$ is always available as a dedicated pin; $\overline{IRQ1}$ and $\overline{IRQ0}$ may be alternately configured as part of serial port 1. The ADSP-2103 also supports internal interrupts from the timer and the two serial ports. The interrupt levels are internally prioritized and individually maskable. The input pins can be programmed to be either level- or edge-sensitive. The priorities of all six interrupts are shown in Table II.

Table II. Interrupt Priority & Interrupt Vector Addresses

Source of Interrupt	Interrupt Vector Address (Hex)
IRQ2 (external pin)	0004 (highest priority)
SPORTO Transmit (internal)	0008
SPORT0 Receive (internal)	000C
SPORT1 Transmit (internal)	
or IRQ1 (external)	0010
SPORT1 Receive (internal)	
or IRQ0 (external)	0014
Timer (internal)	0018 (lowest priority)

The ADSP-2103 supports a vectored interrupt scheme: when an interrupt is acknowledged, the processor shifts program control to the interrupt vector address corresponding to the interrupt level. Interrupts can optionally be nested so that a higher priority interrupt can preempt the currently executing interrupt service routine. Each interrupt vector location is four instructions in length, so that simple service routines can be coded entirely in this space. Longer routines require an additional JUMP or CALL instruction.

Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected.

The interrupt control register, ICNTL, allows the external interrupts to be set as either edge- or level-sensitive. Depending on Bit 4 in ICNTL, interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially with only one interrupt service active at a time.

The 12-bit interrupt force and clear register, IFC, is a writeonly register that contains a force bit and a clear bit for each of the six possible interrupts.

When responding to an interrupt, the status registers ASTAT, MSTAT, IMASK are pushed onto the status stack, and the PC counter is loaded with the appropriate vector address. The status stack is seven levels deep to allow interrupt nesting. The stack is automatically popped when a return from the interrupt is executed.

Low Power IDLE Mode

The IDLE instruction is enhanced on the ADSP-2103 to allow the processor's internal clock signal to be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction. The format of the instruction is

IDLE n;

where n=16, 32, 64, or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor's other internal clock signals, such as SCLK, CLKOUT, and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.

To use the IDLE n instruction in an ADSP-2103 program, the instruction opcode must be inserted into the .EXE program file created by the linker. The hexadecimal opcode is 0x02800m

with m taking one of the following values:

m = 0x1 for clock divisor of 16 (n = 16) m = 0x2 for clock divisor of 32 (n = 32) m = 0x4 for clock divisor of 64 (n = 64) m = 0x8 for clock divisor of 128 (n = 128)m = 0x0 standard IDLE instruction

When the IDLE n instruction is used, it effectively slows down the processor's internal clock and thus its response time to incoming interrupts—the 1-cycle response time of the standard IDLE state is increased by n, the clock divisor. When an enabled interrupt is received, the ADSP-2103 will remain in the IDLE state for up to a maximum of n CLKIN cycles (n = 16, 32, 64, or 128) before resuming normal operation.

When the IDLE n instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the IDLE state (a maximum of n CLKIN cycles).

SYSTEM INTERFACE

Figure 4 shows a basic system configuration with the ADSP-2103, two serial devices, a boot EPROM and optional external program and data memories. Up to 15K words of data memory and 16K words of program memory can be supported. Programmable wait state generation allows the processor to interface easily to slow memories or slow peripheral devices.

The ADSP-2103 also provides one external interrupt and two serial ports or three external interrupts and one serial port.

Clock Signals

The ADSP-2103 may be clocked by either a crystal or by a clock signal.

The CLKIN input may not be halted, changed during operation, or operated below the specified frequency.

If an external clock is used, it should be a signal running at the instruction rate. The signal is connected to the processors's CLKIN input. When an external clock is used, the XTAL input *must* be left unconnected.

Because the ADSP-2103 includes an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 2. A parallel-resonant, fundamental frequency microprocessor grade crystal should be used.

A clock output (CLKOUT) signal is generated by the processor, synchronized to the processor's internal cycles.




Figure 2. External Crystal Connections





Figure 3. Interrupt Registers



*NOTE: THE TWO MSBS OF THE BOOT EPROM ADDRESS ARE ALSO THE TWO MSBS OF THE DATA BUS FOR THE 27LV256 AND 27LV512.

Figure 4. ADSP-2103 Basic System Configuration

ANALOG DEATCE? INC

ADSP-2103

Reset

The RESET signal initiates a master reset of the ADSP-2103. The RESET signal must be asserted when the chip is powered up to assure proper initialization. RESET during initial power-up must be held long enough to allow the internal clock to stabilize. If RESET is activated at any time after power-up, the clock continues and does not require this stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid $V_{\rm DD}$ is applied to the processor and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 1000 $t_{\rm CK}$ cycles will ensure that the PLL has locked but does not include the crystal oscillator start-up time. During this power-up sequence the $\overline{\rm RESET}$ signal should be held low. On any subsequent resets, the $\overline{\rm RESET}$ signal must meet the minimum pulse width specification, $t_{\rm RSP}$.

The RESET input contains some hysteresis; however, if you use an RC circuit to generate your RESET signal, the use of an external Schmidt trigger is recommended.

The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts and clears the MSTAT register. When \overline{RESET} is released, if there is no pending bus request and the chip is configured for booting (MMAP = 0), the boot-loading sequence is performed. Then the first instruction is fetched from internal program memory location 0x0000.

Program Memory Interface

The on-chip program memory address bus (PMA) and the on-chip program memory data bus (PMD) are multiplexed with on-chip DMA and DMD buses, creating a single external data bus and a single external address bus. The 14-bit address bus directly addresses up to 16K words, of which 2K are on-chip. The data bus is bidirectional and 24 bits wide to external program memory. Program memory may contain code and data.

The program memory data lines are bidirectional. The program memory select (\overline{PMS}) signal indicates access to the program memory and can be used as a chip select signal. The write (\overline{WR}) signal indicates a write operation and is used as a write strobe. The read (\overline{RD}) signal indicates a read operation and is used as a read strobe or output enable signal.

The ADSP-2103 writes data from its 16-bit registers to the 24-bit program memory using the PX register to provide the lower eight bits. When it reads data (not instructions) from 24-bit program memory to a 16-bit data register, the lower eight bits are placed in the PX register.

Program Memory Maps

Program memory can be mapped in two ways, depending on the state of the MMAP pin. Figure 5 shows the two configurations. When MMAP = 0, internal RAM occupies 2K words beginning at address 0x0000; external program memory uses the remaining 14K words beginning at address 0x0800. In this configuration, the boot loading sequence (described in "Boot Memory Interface") is automatically initiated when \overline{RESET} is released.

When MMAP = 1, 14K words of external program memory begin at address 0x0000 and internal RAM is located in the upper 2K words, beginning at address 0x3800. In this configuration, program memory is not loaded although it can be written to and read from under program control.

The program memory interface can generate 0 to 7 wait states for external memory devices; default is to 7 wait states after RESET.




Figure 5. ADSP-2103 Program Memory Maps

Data Memory Interface

65E D

The data memory address (DMA) bus is 14 bits wide. The bidirectional external data bus is 24 bits wide, with the upper 16 bits used for data memory data (DMD) transfers.

The data memory select (\overline{DMS}) signal indicates access to the data memory and can be used as a chip select signal. The write (\overline{WR}) signal indicates a write operation and can be used as a write strobe. The read (\overline{RD}) signal indicates a read operation and can be used as a read strobe or output enable signal.

The ADSP-2103 supports memory-mapped I/O, with the peripherals memory mapped into the data memory address space and accessed by the processor in the same manner as data memory.

Data Memory Map

The on-chip data memory RAM resides in the 1K words of data memory beginning at address 0x3800, as shown in Figure 6. In addition, data memory locations from 0x3C00 to the end of data memory at 0x3FFF are reserved. Control registers for the system, timer, wait state configuration and serial port operations are located in this region of memory.




Figure 6. ADSP-2103 Data Memory Map

The remaining 14K of data memory is external. External data memory is divided into five zones, each associated with its own wait state generator. This allows slower peripherals to be memory mapped into data memory for which wait states are specified. By mapping peripherals into different zones, you can accommodate peripherals with different wait state requirements. All zones default to 7 wait states after RESET.

Boot Memory Interface

The boot memory space consists of an external 64K by 8 space, divided into eight separate 8K by 8 pages. Three bits in the system control register select which page is loaded by the boot

memory interface. Another bit in the system control register allows the user to force a boot loading sequence under software control. Boot loading from page 0 after \overline{RESET} is initiated automatically if MMAP = 0.

65E D

The boot memory interface can generate 0 to 7 wait states; it defaults to 3 wait states after RESET. This allows the ADSP-2103 to boot from a single, low cost EPROM such as a 27LV256. Program memory is booted one byte at a time and converted to 24-bit program memory words.

The \overline{BMS} and \overline{RD} signals are used to select and strobe the boot memory interface. Only 8-bit data is read over the data bus, on pins D8-D15. To accommodate up to eight pages of boot memory, the two MSBs of the data bus are used in the boot memory interface as the two MSBs of the boot space address.

 \overline{BR} is recognized during the booting sequence. The bus is granted after the completion of loading the current byte. \overline{BR} during booting may be used to implement booting under the control of a host processor.

The ADSP-2100 Family Assembler and Linker support the creation of programs and data structures requiring multiple boot pages during execution.

Bus Interface

The ADSP-2103 can relinquish control of the data and address buses to an external device. When the external device requires access to memory, it asserts the bus request (\overline{BR}) signal. If the ADSP-2103 is not performing an external memory access, then it responds to the active \overline{BR} input in the following cycle by:

- tristating the data and address buses and the PMS, DMS, BMS, RD, WR output drivers,
- asserting the bus grant (BG) signal, and
- halting program execution.

If the Go mode is set, however, the ADSP-2103 will not halt program execution until it encounters an instruction that requires an external memory access.

If the ADSP-2103 is performing an external memory access when the external device asserts the \overline{BR} signal, then it will not tristate the memory interfaces or assert the \overline{BG} signal until the cycle after the access completes, up to eight cycles later depending on the number of wait states. The instruction does not need to be completed when the bus is granted; the ADSP-2103 will grant the bus in between two memory accesses if an instruction requires more than one external memory access.

When the \overline{BR} signal is released, the processor releases the \overline{BG} signal, re-enables the output drivers and continues program execution from the point where it stopped.

The bus request feature operates at all times, including when the processor is booting and when RESET is active.

ADSP-2103 REGISTERS

Figure 7 summarizes all the registers in the ADSP-2103. Some registers store values. For example, AX0 stores an ALU operand; I4 stores a DAG2 pointer. Other registers consist of control bits and fields, or status flags. For example, ASTAT contains status flags from arithmetic operations, and fields in DWAIT control the numbers of wait states for different zones of data memory.

The bit and field definitions for control and status registers are given in the rest of this section, except for IMASK, ICNTL and IFC, which are defined earlier in this data sheet. The system control register, DWAIT register, timer registers and SPORT control registers are all mapped into data memory; that is, you access these registers by reading and writing data memory locations rather than register names. The particular data memory address is shown with each memory-mapped register.

Register bit values shown on the following pages are the default bit values after reset. If no values are shown, the bits are indeterminate at reset. Reserved bits are shown in gray; these bits should always be written with zeros.

A secondary set of registers in all computational units allows a single-cycle context switch.







Figure 7. ADSP-2103 Registers





MSTAT




System Control Register


0x3FFF 15 14 13 12 11 10 9 8 0 SPORT0 Enable 1 = enabled, 0 = disabled **PWAIT Program Memory** SPORT1 Enable **Wait States** 1 = enabled, 0 = disabled BWAIT SPORT1 Configure **Boot Wait States** 1 = serial port **BPAGE** 0 = FI, FO, IRQ0, IRQ1, SCLK **Boot Page Select BFORCE**

Boot Force Bit

Data Memory Wait State Control Register



Timer Registers



SPORTO Multichannel Receive Word Enable Registers

- 1 = Channel Enabled
- 0 = Channel Ignored

0x3FFA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		L_					<u> </u>								
0×2550															


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

SPORTO Multichannel Transmit Word Enable Registers

1 = Channel Enabled

0 = Channel Ignored

0x3FF8




0x3FF7




SPORT0 Control Register

0x3FF6



SPORTO SCLKDIV **Serial Clock Divide Modulus**


0x3FF5




SPORTO RFSDIV Receive Frame Sync Divide Modulus 0x3FF4

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

SPORTO Autobuffer Control Register



SPORT1 Control Register



SPORT1 SCLKDIV Serial Clock Divide Modulus

0x3FF1 15 14 13 12 11 10 9 8 7


SPORT1 RFSDIV Receive Frame Sync Divide Modulus

0x3FF0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

INSTRUCTION SET DESCRIPTION

The ADSP-2100 family assembly language uses an algebraic syntax for ease of coding and readability. The sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler mnemonics. Every instruction assembles into a single 24-bit word and executes in a single cycle. The instructions encompass a wide variety of instruction types along with a high degree of operational parallelism. There are five basic categories of instructions: data move instructions, computational instructions, multifunction instructions, program flow control instructions and miscellaneous instructions. Each of these instruction types is described briefly. The complete instruction set is summarized on the following page. The ADSP-2100 Family User's Manual and the ADSP-2100 Family Assembler Manual contain a complete reference to the instruction set.

SPORT1 Autobuffer Control Register



ADSP-2100 Family Compatibility

The ADSP-2103 has the same instruction set as the ADSP-2101. The ADSP-2103 is source and object code compatible with all processors of the ADSP-2100 family.

Condition Codes

The condition codes are used to determine whether a conditional instruction, such as a jump, call, return, MAC saturation, or arithmetic operation, is performed. The sixteen basic composite status conditions and their derivations are shown in Table III. Since arithmetic status is latched into ASTAT at the end of a processor cycle, the condition logic represents conditions generated on the previous cycle.

Table III. Condition Codes

Code	Status Condition	True If:
EQ	ALU Equal Zero	AZ = 1
NE	ALU Not Equal Zero	AZ = 0
LT	ALU Less Than Zero	AN .XOR. AV = 1
GE	ALU Greater Than or Equal Zero	AN .XOR. AV = 0
LE	ALU Less Than or Equal Zero	(AN .XOR. AV) .OR.
	-	AZ = 1
GT	ALU Greater Than Zero	(AN .XOR. AV) .OR.
		AZ = 0
AC	ALU Carry	AC = 1
NOT AC	Not ALU Carry	AC = 0
AV	ALU Overflow	AV = 1
NOT AV	Not ALU Overflow	AV = 0
MV	MAC Overflow	MV = 1
NOT MV	Not MAC Overflow	MV = 0
NEG	ALU X Input Sign Negative	AS = 1
POS	ALU X Input Sign Positive	AS = 0
NOT CE	Not Counter Expired	CE = 0
FOREVER	Always	Always True

In addition to the basic sixteen conditions, the JUMP and CALL instructions also support the use of the FI (Flag In) pin as a conditional flag. This pin is one of the five dual-function pins used for serial port 1. The state of this pin and its complement are available as conditions for JUMP and CALL instructions if the pin is configured as FI rather than DR1.

Table IV. Additional Condition Codes For JUMP and CALL

FLAG_IN	FI pin last sampled 1
NOT FLAG_IN	FI pin last sampled 0

Example Code

The following example is a code fragment that performs the filter tap update for an adaptive (least-mean-squared algorithm) filter. Notice that the computations in the instructions are written like algebraic equations.

```
MF=MX0*MY1 (RND), MX0=DM (I2,M1); {MF=error*beta} 

MR=MX0*MF (RND), AY0=PM (I6,M5); 

DO adapt UNTIL CE; 

AR=MR1+AY0, MX0=DM (I2,M1), AY0=PM (I6,M7); 

adapt: PM(I6,M6) = AR, MR=MX0*MF (RND); 

MODIFY (I2, M3); {Point to oldest data} 

MODIFY (I6, M7); {Point to start of data}
```

INSTRUCTION SET SUMMARY

Key

-143	
UPPERCASE [text]	Assembler keyword; exact syntax of instruction Parts of the instruction in brackets are optional
$\mathbf{x} \cdot \mathbf{y} \mid \mathbf{z}$	Choose x, y or z
[,]	Any of the operations allowed by this instruction can be combined in any order, separated by commas
Ia, Mb or	
Ic, Md	Index and modify registers for indirect addressing
x	X input; permissible registers depend on instruction
у	Y input; permissible registers depend on instruction
<data></data>	Immediate data value
<address></address>	Immediate address value
condition	Condition from Table x
dreg	Computation unit data register
reg	Any register (except memory-mapped registers)
ALU	Any ALU instruction (except division)
MAC	Any multiply/accumulate instruction
SHIFT	Any shifter instruction (except shift immediate)

ALU Instructions

```
[IF condition] AR \mid AF = x + y \mid [+C]; x + C; x - y \mid [+C - 1]; y - x \mid [+C - 1]; y + 1; y - 1; x \mid AND \mid OR \mid XOR \mid y \mid PASS \mid x \mid y \mid 0 \mid 1; -x \mid y \mid NOT \mid x \mid y \mid ABS \mid x \mid DIVQ \mid x;
```

MAC Instructions

```
[IF condition] MR \mid MF = x * y (SS | SU | US | UU | RND);

MR + x * y (SS | SU | US | UU | RND);

MR - x * y (SS | SU | US | UU | RND);

MR = [(RND)];
```

IF MV SAT MR:

Shifter Instructions

Move Instructions

```
reg = reg | <data> | DM (<address>);

DM (<address>) = reg;

dreg = DM (Ia, Mb);

DM (Ia, Mb) = dreg | <data>;

dreg = PM (Ic, Md);

PM (Ic, Md) = dreg;
```

Multifunction Instructions

Program Flow Control Instructions

[IF condition]	JUMP CALL	(Ic) <address></address>	;	
IF [NOT] FLAG_IN	JUMP CALL	<address></address>	;	
[IF condition]	RTS RTI;			
DO <address></address>	[UNTIL termination];			
IDLE;				
IDLE n;				

Miscellaneous Instructions

[IF condition] ENA DIS	SET RESET TOGGLE BIT_REV [,]; AV_LATCH AR_SAT SEC_REG TIMER G_MODE M_MODE	FLAG_OUT;
IPLISH POP STSI	I, POP CNTR PC LOOI	р1 + г. 1
MODIFY (Ia, Mb);	GIGT SKIR TO LOOF	1) [)1
NOP:		

^{*}All computation is unconditional; Division and Shift Immediate operations prohibited.

ADSP-2103—SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

		KC	rade	ВС		
Parameter		Min	Max	Min	Max	Unit
$\overline{\mathrm{V_{DD}}}$	Supply Voltage	3.00	3.60	3.00	3.60	V
T_{AMB}	Ambient Operating Temperature	0	+70	-40	+85	.€

Refer to Environmental Conditions for information on thermal specifications.

ELECTRICAL CHARACTERISTICS

			K/B (Frades	
Paramet	ter	Test Conditions	Min	Max	Unit
$\overline{V_{IH}}$	Hi-Level Input Voltage ^{1, 3}	$@V_{DD} = max$	2.0		V
V_{1L}	Lo-Level Input Voltage ^{1, 3}	$@V_{DD} = min$		0.4	V
V_{OH}	Hi-Level Output Voltage ^{2, 3, 6}	@ $V_{DD} = \min_{0H} I_{OH} = -0.5 \text{ mA}^6$	2.4		V
V_{OL}	Lo-Level Output Voltage ^{2, 3, 6}	@ $V_{DD} = \min_{0.1} I_{OL} = 2 \text{ mA}^6$		0.4	V
$\mathbf{I}_{\mathbf{IH}}$	Hi-Level Input Current ¹	$@V_{DD} = \max_{i} V_{IN} = V_{DD} \max_{i}$		10	μA
I_{IL}	Lo-Level Input Current ¹	$@V_{DD} = \max_{v} V_{DV} = 0 V$		10	μA
I_{OZH}	Tristate Leakage Current ⁴	$@V_{DD} = \max_{s} V_{IN} = V_{DD} \max_{s}$		10	μA
I_{OZL}	Tristate Leakage Current ⁴	$@V_{DD} = \max_{5} V_{IN} = 0 V^{5}$		10	μΑ
I_{DD}	Supply Current (Idle) ^{7, 8}	$@V_{DD} = \text{max}, t_{CK} = 97.6 \text{ ns}$		6	mA
		@ $V_{DD} = \text{max}, t_{CK} = 76.9 \text{ ns}$		7	mA
I_{DD}	Supply Current (Dynamic) ⁸	@ $V_{DD} = \text{max}, t_{CK} = 97.6 \text{ ns}^{10}$		20	mA
		@ $V_{DD} = \text{max}, t_{CK} = 76.9 \text{ ns}^{10}$		24	mA
$C_{\mathbf{I}}$	Input Pin Capacitance ^{1, 9, 11}	@ $V_{IN} = 2.5 \text{ V}$, $f_{IN} = 1.0 \text{ MHz}$, $T_{AMB} = 25^{\circ}\text{C}$		8	pF
C_{o}	Output Pin Capacitance ^{4, 9, 11, 12}	@ $V_{IN} = 2.5 \text{ V}, f_{IN} = 1.0 \text{ MHz}, T_{AMB} = 25^{\circ}\text{C}$		8	pF

NOTES

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage0.3 V to +4.5 V
Input Voltage -0.3 V to $V_{DD} + 0.3 \text{ V}$
Output Voltage Swing0.3 V to V _{DD} +0.3 V
Operating Temperature Range (Ambient)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (5 sec) PLCC and POFP +280°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹Input only pins: CLKIN, RESET, IRQ2, BR, MMAP, DR0, DR1.

²Output pins: BG, PMS, DMS, BMS, RD, WR, A0-A13, DT0, DT1, CLKOUT.

³Bidirectional pins: D0-D23, RF80, RF81, SCLK0, SCLK1, TF80, TF81.

⁴Tristatable pins: A0-A13, D0-D23, PMS, DMS, BMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TF80, TF81.

⁵0 V on BR, CLKIN Active (to force tristate condition).

 $^{^6}$ All ADSP-2103 outputs are CMOS and will drive to $V_{\rm DD}$ and GND with no dc loads.

 $^{^{7}}$ Idle refers to ADSP-2103 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V_{DD} or GND.

⁸Current reflects device operating with no output loads.

⁹Guaranteed but not tested.

 $^{^{10}}V_{IN} = 0.4 \text{ V} \text{ and } 2.4 \text{ V}.$

¹¹Applies to PLCC and PQFP package types.

¹²Output pin capacitance is the capacitive load for any tristated output pin.

Specifications subject to change without notice.

ESD SENSITIVITY

The ADSP-2103 is an ESD (electrostatic discharge) sensitive device. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

65E D

The ADSP-2103 features proprietary ESD protection circuitry to dissipate high-energy discharges (Human Body Model). Per method 3015 of MIL-STD-883, the ADSP-2103 has been classified as a Class 1 device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.



TIMING PARAMETERS

GENERAL NOTES

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add up parameters to derive longer times.

TIMING NOTES

Switching characteristics specify how the processor changes its signals. You have no control over this timing; it is dependent on the internal design. Timing requirements apply to signals that are controlled outside the processor, such as the data input for a read operation.

Timing requirements guarantee that the processor operates correctly with another device. Switching characteristics tell you what the device will do under a given circumstance. Also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

MEMORY REQUIREMENTS

This chart links common memory device specification names and ADSP-2103 timing parameters for your convenience.

Parameter Name	Function	Common Memory Device Specification Name
t _{ASW}	A0-A13, DMS, PMS Setup before WR Low	Address Setup to Write Start
t_{AW}	A0-A13, DMS, PMS Setup before WR Deasserted	Address Setup to Write End
t_{WRA}	A0-A13, DMS, PMS Hold after WR Deasserted	Address Hold Time
$t_{ m DW}$	Data Setup before WR High	Data Setup Time
t _{DH}	Data Hold after WR High	Data Hold Time
t_{RDD}	RD Low to Data Valid	OE to Data Valid
t _{AA}	A0-A13, DMS, PMS, BMS to Data Valid	Address Access Time

Parameter		Min	Max	Unit
Clock Signals				
Timing Requirer	ment:			
t _{CK} ¹ t _{CK} t _{CKL} t _{CKL}	CLKIN Period (ADSP-2103-40) CLKIN Period (ADSP-2103-52) CLKIN Width Low CLKIN Width High	97.6 76.9 20 20	150 150	ns ns ns
Switching Characteristics to the control of the con	cteristic: CLKOUT Width Low CLKOUT Width High CLKIN High to CLKOUT High	$0.5t_{CK} - 10 \ 0.5t_{CK} - 10 \ 0$	20	ns ns ns
Control Signals Timing Requirer t _{RSP}	ment: RESET Width Low	5t _{CK} ²		ns

NOTES

65E D

 $t_{\rm CK}$ values within the range of CLKIN period should be substituted for all relevant timing parameters to obtain specification value. Example: $t_{\rm CPH} = 0.5~t_{\rm CK} - 10~{\rm ns} = 0.5~(76.9) - 10~{\rm ns} = 28.5~{\rm ns}$. ²Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 processor cycles assuming stable CLKIN (not including crystal oscillator start-up time).




Figure 8. Clock Signals

Parameter		Min	Max	Unit
Interrupts a	nd Flags	****		
Timing Requ	uirement:			
t _{IFS} t _{IFH}	IRQx or FI Setup before CLKOUT Low ^{1, 2} IRQx or FI Hold after CLKOUT High ^{1, 2} IRQx = $\overline{\text{IRQ0}}$, $\overline{\text{IRQ1}}$ and $\overline{\text{IRQ2}}$	$0.25t_{CK} + 20$ $0.25t_{CK}$		ns ns
Switching C	Characteristic:			
t _{FOH}	FO Hold after CLKOUT High FO Delay from CLKOUT High	-5	15	ns ns

²Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.




Figure 9. Interrupts and Flags

NOTES

1 If \overline{IRQx} and FI inputs meet t_{IFS} and t_{IFH} setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to "Interrupt Controller Operation" in the Program Control chapter of the User's Manual for further information

Paramet	ter	Min	Max	Unit
Bus Reg	quest/Grant			
Timing 1	Requirement:			
t _{BH}	BR Hold after CLKOUT High ¹ BR Setup before CLKOUT Low ¹	$0.25t_{CK} + 5$ $0.25t_{CK} + 20$		ns
t _{BS}	•	0.25t _{CK} + 20		ns
Switchin	ng Characteristic:			
t_{SD}	CLKOUT High to DMS, PMS, BMS, RD, WR Disable		$0.25t_{CK} + 20$	ns
t_{SDB}	DMS, PMS, BMS, RD, WR Disable to BG Low	0		ns
t_{SE}	BG High to DMS, PMS, BMS, RD, WR Enable	0		ns
t_{SEC}	DMS, PMS, BMS, RD, WR Enable to CLKOUT High	$0.25t_{CK} - 10$		ns

NOTE

If \overline{BR} meets t_{BS} and t_{BH} setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle. \overline{BR} requires a pulse width greater than 10 ns.

Section 10.2.4 of the $\overline{ADSP-2100\ Family\ User's\ Manual}$ states that "When \overline{BR} is recognized, the processor responds immediately by asserting \overline{BG} during the same cycle." This is incorrect for the ADSP-2103. On the ADSP-2103, \overline{BG} is asserted on the cycle after \overline{BR} is recognized. No external synchronization circuit is needed when \overline{BR} is generated as an asynchronous signal.




Figure 10. Bus Request - Bus Grant

Parameter		Min	Max	Unit
Memory Re	ad			
Timing Requ	uirement:			
t _{RDD} t _{AA}	\overline{RD} Low to Data Valid A0-A13, \overline{PMS} , \overline{DMS} , \overline{BMS} to		$0.5t_{CK} - 15 + w$ $0.75t_{CK} - 24 + w$	ns
	Data Valid			ns
t _{RDH}	Data Hold from RD High	0		ns
Switching Cl	haracteristic:			
t _{RP}	RD Pulse Width	$0.5t_{CK} - 5+w$		ns
t _{CRD}	CLKOUT High to RD Low	$0.25t_{CK} - 5$	$0.25t_{CK} + 10$	ns
t _{ASR}	A0–A13, $\overline{\rm DMS}$, $\overline{\rm PMS}$, $\overline{\rm BMS}$	$0.25t_{ m CK}-12$		
	Setup before $\overline{\mathbf{RD}}$ Low			ns
t _{RDA}	A0–A13, $\overline{\rm DMS}$, $\overline{\rm PMS}$, $\overline{\rm BMS}$	$0.25t_{CK} - 10$		
	Hold after RD Deasserted			ns
t_{RWR}	$\overline{ ext{RD}}$ High to $\overline{ ext{RD}}$ or $\overline{ ext{WR}}$ Low	$0.5t_{\rm CK} - 10$		ns
		$w = wait states \times (t_0)$	ck)	




Figure 11. Memory Read

Parameter		Min	Max	Unit
Memory W	rite			
Switching C	haracteristic:			
t_{DW}	Data Setup before WR High	$0.5t_{CK} - 10 + w$		ns
t _{DH}	Data Hold after WR High	$0.25t_{CK} - 10$		ns
t _{WP}	WR Pulse Width	$0.5t_{CK} - 5 + w$		ns
t_{WDE}	WR Low to Data Enabled	0		ns
t _{ASW}	A0-A13, DMS, PMS Setup	$0.25t_{CK} - 12$		
	before WR Low			ns
t_{DDR}	Data Disable before WR or	$0.25t_{CK} - 10$		
	RD Low			ns
t _{CWR}	CLKOUT High to WR Low	$0.25t_{CK}-5$	$0.25t_{CK} + 10$	ns
t _{AW}	A0-A13, DMS, PMS Setup	$0.75t_{CK} - 15 + w$		
	before WR Deasserted			ns
t_{WRA}	A0-A13, DMS, PMS Hold	$0.25t_{CK} - 10$		
	after WR Deasserted			ns
t_{WWR}	\overline{WR} High to \overline{RD} or \overline{WR} Low	$0.5t_{CK}-10$		ns
		$w = wait states \times (t_{CK})$		




Figure 12. Memory Write

-18-

Parameter		Min	Max	Unit
Serial Ports				
Timing Requ	uirement:			
t _{SCK} t _{SCS} t _{SCH} t _{SCP}	SCLK Period DR/TFS/RFS Setup before SCLK Low DR/TFS/RFS Hold after SCLK Low SCLK _{in} Width	t _{CK} 8 10 28		ns ns ns
Switching Cl	haracteristic:			
t _{CC} t _{SCDE} t _{SCDV} t _{RH} t _{RD} t _{SCDH}	CLKOUT High to SCLK _{out} SCLK High to DT Enable SCLK High to DT Valid TFS/RFS _{out} Hold after SCLK High TFS/RFS _{out} Delay from SCLK High DT Hold after SCLK High	0.25t _{CK} 0 0 0	0.25t _{CK} + 15 28 28	ns ns ns ns ns
$t_{ m TDE}$ $t_{ m TDV}$ $t_{ m SCDD}$ $t_{ m RDV}$	TFS _{in} (alt) to DT Enable TFS _{in} (alt) to DT Valid SCLK High to DT Disable RFS _{in} (multichannel, frame delay zero) to DT Valid	0	18 30 20	ns ns ns ns




Figure 13. Serial Ports

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

 $T_{amb} = T_{case} - (PD \times \theta_{CA})$

T_{case} = Case temp in °C

PD = Power dissipation in W

 θ_{CA} = Thermal resistance (case-to-ambient)

 θ_{JA} = Thermal resistance (junction-to-ambient)

 θ_{IC} = Thermal resistance (junction-to-case)

Package	θ_{JA}	θ_{JC}	θ_{CA}
PLCC	27°C/W	16°C/W	11°C/W
PQFP	60°C/W	18°C/W	42°C/W

Power Dissipation

To determine total power dissipation in a specific application, the following equation should be applied for each output:

$$C \times V_{DD}^2 \times f$$

C = load capacitance, f = output switching frequency.

Example:

In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows.

Assumptions:


- External data memory is accessed every cycle with 50% of address pins switching.
- External data memory writes occur every other cycle with 50% of address pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at $V_{DD} = 3.3 \text{ V}$ and $t_{CK} = 77 \text{ ns}$.


Total Power Dissipation = $P_{INT} + (C \times V_{DD}^2 \times f)$


 P_{INT} = internal power dissipation, from Power vs. Frequency graph. $C \times V_{DD}^2 \times f$ is calculated for each output:

	# of Pins	× C	×V _{DD} ²	×f
Address, DMS	8	× 10 pF	\times 3.3 2 V	× 13.0 MHz= 11.3 mW
Data Output, WR	9	× 10 pF	\times 3.3 2 V	\times 6.5 MHz= 6.4 mW
$\overline{\text{RD}}$	1	× 10 pF	\times 3.3 2 V	\times 6.5 MHz= 0.7 mW
CLKOUT	1	× 10 pF	\times 3.3 2 V	\times 13.0 MHz= 1.4 mW
				19.8 mW

Total power dissipation for this example is P_{INT}+19.8 mW.







VALID FOR ALL TEMPERATURE GRADES

Figure 14. Power vs. Frequency

¹ POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.

² IDLE REFERS TO ADSP-2103 STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER VDD OR GND.

³ MAXIMUM POWER DISSIPATION AT 3.3V VDD DURING EXECUTION OF IDLE n INSTRUCTION (CLOCK FREQUENCY REDUCTION).

CAPACITIVE LOADING

Figures 15 and 16 show capacitive loading characteristics for the ADSP-2103.




Figure 15. Typical Output Rise Time vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)




Figure 16. Typical Output Valid Delay or Hold vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)

TEST CONDITIONS




Figure 17. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Disable Time

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high-impedance state. The output disable time ($t_{\rm DIS}$) is the difference of $t_{\rm MEASURED}$ and $t_{\rm DECAY}$, as shown in the Output Enable/Disable diagram. The time, $t_{\rm MEASURED}$, is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time, $t_{\rm DECAY}$, is dependent on the capacitive load, $C_{\rm L}$, and the current load, $i_{\rm L}$, on the output pin. It can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \cdot 0.5 V}{i_L}$$


from which

 $t_{DIS} = t_{MEASURED} - t_{DECAY}$

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time $(t_{\rm ENA})$ is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.



HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5 V.

Figure 18. Output Enable/Disable




Figure 19. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

EMULATOR MECHANICAL SPECIFICATIONS

The ADSP-2101 full-featured emulator and EZ-ICE emulator are used for development of ADSP-2103 systems. A voltage converter board provides 3.3 volt operation. If you plan to use the ADSP-2101 Emulator to debug your system, you should take into consideration the physical dimensions of the emulator probe (the part of the emulator that fits in the ADSP-2103 socket in your system). There must be enough clearance around the ADSP-2103 socket to connect the probe.

The probe of the ADSP-2101 emulator consists of a target processor board and two optional boards, an overlay RAM board and interface board. For ADSP-2103 emulation, a voltage converter board and PGA-to-PLCC adaptor (or PGA-to-PQFP adaptor) must be used with the probe. Figures 20 and 21 specify

maximum dimensions for the probe. Figure 20 is the top view of the target processor board. Figure 21 is the side view of the entire probe. The probe's cooling fan is also shown.

The voltage converter board can be ordered with Analog Devices' part number ADDS-2101-3V. The PGA-PLCC adaptor is available from: Emulation Technology, 2344 Walsh Ave., Bldg. F, Santa Clara, CA 95051, (408) 982-0660, (P/N AP4-68-PGA); and EDI Corp., P.O. Box 366, Patterson, CA 95363, (209) 892-3270, (P/N 68-PGA/PLCC). A PGA-PQFP adaptor is available from Analog Devices.

For more information, see the ADDS-21XX-ICE data sheet.




Figure 20. Emulator Probe-Target Processor Board (Top View) Dimensions in Inches (mm)





Figure 21. Emulator Probe (Side View) Dimensions in Inches (mm)

PIN CONFIGURATIONS



PLCC NUMBER	PIN NAME	PLCC NUMBER	PIN NAME
1	D11	35	A12
2	GND	36	A13
3	D12	37	PMS
4	D13	38	DMS
5	D14	39	BMS
6	D15	40	BG
7	D16	41	XTAL
8	D17	42	CLKIN
9	D18	43	CLKOUT
10	GND	44	WR
111	D19	45	RD
12	D20	46	DT0
13	D21	47	TFS0
14	D22	48	RFS0
15	D23	49	GND
16	V _{DD}	50	DR0
17	MMAP	51	SCLK0
18	BR	52	DT1
19	IRQ2	53	TFS1
20	RESET	54	RFS1
21	A0	55	DR1
22	A1	56	SCLK1
23	A2	57	V _{DD}
24	A3	58	D0
25	A4	59	D1
26	V _{DD}	60	D2
27	A5	61	D3
28	A6	62	D4
29	GND	63	D5
30	A7	64	D6
31	A8	65	D7
32	A9	66	D8
33	A10	67	D9
34	A11	68	D10


PQFP	PIN	PQFP	PIN
NUMBER	NAME	NUMBER	NAME
1	A5	41	NC
2	A6	42	NC
3	GND	43	NC
4	GND	44	D4
5	A7	45	D5
6	A8	46	D6
7	A9	47	D7
8	A10	48	D8
9	A11	49	D9
10	A12	50	D10
11	A13	51	D11
12	PMS	52	GND
13	DMS	53	GND
14	BMS	54	D12
15	BG	55	D13
16	XTAL	56	D14
17	CLKIN	57	D15
18	NC	58	D16
19	NC	59	D17
20	NC	60	D18
21	CLKOUT	61	GND
22	WR	62	GND
23	RD	63	D19
24	DT0	64	D20
25	TFS0	65	D21
26	RFS0	66	D22
27	GND	67	D23
28	GND	68	V _{DD}
29	DR0	69	V _{DD}
30	SCLK0	70	MMAP
31	DT1	71	BR
32	TFS1	72	IRQ2
33	RFS1	73	RESET
34	DR1	74	A0
35	SCLK1	75	A1
36	V _{DD}	76	A2
37	D0	77	A3
38	D1	78	A4
39	D2	79	V _{DD}
40	D3	80	V _{DD}

-24-

ANALOG DEVICES INC


ADSP-2103

68-Lead Plastic Leaded Chip Carrier (PLCC)



	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.169	0.175	4.29	4.45
A ₁	0.104 TYP		2.64 TYP	
b	0.017	0.019	0.43	0.48
b ₁	0.027	0.029	0.69	0.74
D	0.985	0.995	25.02	25.27
D ₁	0.950	0.954	24.13	24.23
D ₂	0.895	0.925	22.73	23.50
е	0.050 TYP		1.27 TYP	

80-Lead Metric Plastic Quad Flatpack (PQFP)



	MILLIMETERS			INCHES		
SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX
Α			2.45			0.096
A ₁	0.25			0.010		
A ₂	1.90	2.00	2.10	0.075	0.079	0.083
D, E	16.95	17.20	17.45	0.667	0.678	0.690
D ₁ , E ₁	13.90	14.00	14.10	0.547	0.551	0.555
D ₃ , E ₃		12.35	12.42		0.486	0.489
L	0.65	0.80	0.95	0.026	0.031	0.037
е	0.57	0.65	0.73	0.023	0.026	0.029
В	0.22	0.30	0.38	0.009	0.012	0.015
۵			0.10			0.004

ORDERING GUIDE

Part Number*	Ambient Temperature Range	Instruction Rate (MHz)	Package
ADSP-2103KP-40	0°C to +70°C	10.24	68-Lead PLCC
ADSP-2103KP-52**	0°C to +70°C	13	68-Lead PLCC
ADSP-2103KS-40	0°C to +70°C	10.24	80-Lead PQFP
ADSP-2103KS-52**	0°C to +70°C	13	80-Lead PQFP
ADSP-2103BP-40	-40°C to +85°C	10.24	68-Lead PLCC
ADSP-2103BP-52**	-40°C to +85°C	13	68-Lead PLCC
ADSP-2103BS-40	-40°C to +85°C	10.24	80-Lead PQFP
ADSP-2103BS-52**	-40°C to +85°C	13	80-Lead PQFP

^{*}P = Plastic Leaded Chip Carrier; S = Plastic Quad Flat Pack.
**Available in September, 1993.