

**64M-BIT MASK-PROGRAMMABLE ROM  
8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE)  
PAGE ACCESS MODE**

### Description

The  $\mu$ PD23C64040BL is a 67,108,864 bits mask-programmable ROM. The word organization is selectable (BYTE mode : 8,388,608 words by 8 bits, WORD mode : 4,194,304 words by 16 bits).

The active levels of OE (Output Enable Input) can be selected with mask-option.

The  $\mu$ PD23C64040BL is packed in 48-pin PLASTIC TSOP (I).

### Features

- Word organization  
8,388,608 words by 8 bits (BYTE mode)  
4,194,304 words by 16 bits (WORD mode)
- Page access mode  
BYTE mode : 8 byte random page access  
WORD mode : 4 word random page access
- Operating supply voltage :  $V_{CC} = 2.7$  to  $3.6$  V

Operating supply voltage $V_{CC}$	Access time / Page access time ns (MAX.)	Power supply current (Active mode) mA (MAX.)	Standby current (CMOS level input) $\mu$ A (MAX.)
3.3 V $\pm$ 0.3 V	90 / 25	65	30
3.0 V $\pm$ 0.3 V	100 / 25	55	30

### Ordering Information

Part number	Package
$\mu$ PD23C64040BLGY-xxx-MJH	48-pin PLASTIC TSOP (I) (12 $\times$ 18) (Normal bent)
$\mu$ PD23C64040BLGY-xxx-MKH	48-pin PLASTIC TSOP (I) (12 $\times$ 18) (Reverse bent)

(xxx : ROM code suffix No.)


**The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.**

**Pin Configurations (Marking Side)**

/xxx indicates active low signal.

**48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)**

[ μPD23C64040BLGY-xxx-MJH ]




- A0 - A21 : Address inputs
- O0 - O7, O8 - O14 : Data outputs
- O15, A-1 : Data output 15 (WORD mode),  
LSB Address input (BYTE mode)
- WORD, /BYTE : Mode select
- /CE : Chip Enable
- /OE, OE : Output Enable
- Vcc : Supply voltage
- GND : Ground
- NC <sup>Note</sup> : No Connection
- DC : Don't Care

**Note** Some signals can be applied because this pin is not connected to the inside of the chip.

**Remark** Refer to **Package Drawings** for the 1-pin index mark.

48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)  
 [ μPD23C64040BLGY-xxx-MKH ]



- A0 - A21 : Address inputs
- O0 - O7, O8 - O14 : Data outputs
- O15, A-1 : Data output 15 (WORD mode),  
LSB Address input (BYTE mode)
- WORD, /BYTE : Mode select
- /CE : Chip Enable
- /OE, OE : Output Enable
- Vcc : Supply voltage
- GND : Ground
- NC <sup>Note</sup> : No Connection
- DC : Don't Care


**Note** Some signals can be applied because this pin is not connected to the inside of the chip.

**Remark** Refer to **Package Drawings** for the 1-pin index mark.

**Input / Output Pin Functions**

Pin name	Input / Output	Function
WORD, /BYTE	Input	The pin for switching WORD mode and BYTE mode. <b>High level</b> : WORD mode (4M-word by 16-bit) <b>Low level</b> : BYTE mode (8M-word by 8-bit)
A0 to A21 (Address inputs)	Input	Address input pins. A0 to A21 are used differently in the WORD mode and the BYTE mode. <b>WORD mode (4M-word by 16-bit)</b> A0 to A21 are used as 22 bits address signals. <b>BYTE mode (8M-word by 8-bit)</b> A0 to A21 are used as the upper 22 bits of total 23 bits of address signal. (The least significant bit (A-1) is combined to O15.)
O0 to O7, O8 to O14 (Data outputs)	Output	Data output pins. O0 to O7, O8 to O14 are used differently in the WORD mode and the BYTE mode. <b>WORD mode (4M-word by 16-bit)</b> The lower 15 bits of 16 bits data outputs to O0 to O14. (The most significant bit (O15) combined to A-1.) <b>BYTE mode (8M-word by 8-bit)</b> 8 bits data outputs to O0 to O7 and also O8 to O14 are high impedance.
O15, A-1 (Data output 15, LSB Address input)	Output, Input	O15, A-1 are used differently in the WORD mode and the BYTE mode. <b>WORD mode (4M-word by 16-bit)</b> The most significant output data bus (O15). <b>BYTE mode (8M-word by 8-bit)</b> The least significant address bus (A-1).
/CE (Chip Enable)	Input	Chip activating signal. When the OE is active, output states are following. <b>High level</b> : High impedance <b>Low level</b> : Data out
/OE, OE, DC (Output Enable, Don't Care)	Input	Output enable signal. The active level of OE is mask option. The active level of OE can be selected from high active, low active and Don't care at order.
V <sub>cc</sub>	–	Supply voltage
GND	–	Ground
NC	–	Not internally connected (The signal can be connected).

Block Diagram



**Mask Option**

The active levels of output enable pin (/OE, OE, DC) are mask programmable and optional, and can be selected from among "0" "1" "x" shown in the table below.

Option	/OE, OE, DC	OE active level
0	/OE	L
1	OE	H
x	DC	Don't care

Operation modes for each option are shown in the tables below.

Operation mode (Option : 0)

/CE	/OE	Mode	Output state
L	L	Active	Data out
	H		High impedance
H	H or L	Standby	High impedance

Operation mode (Option : 1)

/CE	OE	Mode	Output state
L	L	Active	High impedance
	H		Data out
H	H or L	Standby	High impedance

Operation mode (Option : x)

/CE	DC	Mode	Output state
L	H or L	Active	Data out
H	H or L	Standby	High impedance

**Remark** L : Low level input  
 H : High level input

**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	$V_{CC}$		-0.3 to +4.6	V
Input voltage	$V_I$		-0.3 to $V_{CC} + 0.3$	V
Output voltage	$V_O$		-0.3 to $V_{CC} + 0.3$	V
Operating ambient temperature	$T_A$		-10 to +70	°C
Storage temperature	$T_{stg}$		-65 to +150	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Capacitance ( $T_A = 25\text{ °C}$ )**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_i$	f = 1 MHz			10	pF
Output capacitance	$C_o$				12	pF

**DC Characteristics ( $T_A = -10\text{ to }+70\text{ °C}$ ,  $V_{CC} = 2.7\text{ to }3.6\text{ V}$ )**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$	$V_{CC} = 3.0\text{ V} \pm 0.3\text{ V}$	-0.3		+0.5	V
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	-0.3		+0.8	
High level output voltage	$V_{OH}$	$I_{OH} = -100\text{ }\mu\text{A}$	2.4			V
Low level output voltage	$V_{OL}$	$I_{OL} = 2.1\text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$V_I = 0\text{ V to }V_{CC}$	-10		+10	μA
Output leakage current	$I_{LO}$	$V_O = 0\text{ V to }V_{CC}$ , Chip deselected	-10		+10	μA
Power supply current	$I_{CC1}$	/CE = $V_{IL}$ (Active mode), $I_O = 0\text{ mA}$	$V_{CC} = 3.0\text{ V} \pm 0.3\text{ V}$		55	mA
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		65	
Standby current	$I_{CC3}$	/CE = $V_{CC} - 0.2\text{ V}$ (Standby mode)			30	μA


**AC Characteristics (TA = -10 to +70 °C, VCC = 2.7 to 3.6 V)**

Parameter	Symbol	Test condition	VCC = 3.0 V ± 0.3 V			VCC = 3.3 V ± 0.3 V			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Address access time	t <sub>ACC</sub>				100			90	ns
Page access time	t <sub>PAC</sub>				25			25	ns
Chip enable access time	t <sub>CE</sub>				100			90	ns
Output enable access time	t <sub>OE</sub>				25			25	ns
Output hold time	t <sub>OH</sub>		0			0			ns
Output disable time	t <sub>DF</sub>		0		25	0		25	ns
WORD, /BYTE access time	t <sub>WB</sub>				100			90	ns


**Remark** t<sub>DF</sub> is the time from inactivation of /CE or /OE, OE to high-impedance state output.

**AC Test Conditions**

**Input waveform (Rise / Fall Time ≤ 5 ns)**



**Output waveform**




**Output load**

1 TTL + 100 pF




Read Cycle Timing Chart 1



- Notes**
1. During WORD mode, A-1 is O15.
  2.  $t_{DF}$  is specified when one of /CE, /OE, OE is inactivated.
  3. During BYTE mode, O8 to O14 are high impedance and O15 is A-1.


Read Cycle Timing Chart 2 (Page Access Mode)



- Notes 1. During WORD mode, A-1 is O15.
- 2.  $t_{DF}$  is specified when one of /CE, /OE, OE is inactivated.
- 3. During BYTE mode, O8 to O14 are high impedance and O15 is A-1.
- 4. The definitions of page access time is as follows.

Page access time	Upper address (A2 to A22) inputs condition	/CE input condition	/OE, OE input condition
$t_{PAC}$	Before $t_{ACC} - t_{PAC}$	Before $t_{CE} - t_{PAC}$	Before stabilizing of page address (A-1, A0, A1)


**WORD, /BYTE Switch Timing Chart**



**Remark** /OE, OE and /CE : Active.

Package Drawings

48-PIN PLASTIC TSOP(I) (12x18)




NOTES

1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)




ITEM	MILLIMETERS
A	12.0±0.1
B	0.45 MAX.
C	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
M	0.10
N	0.10
P	18.0±0.2
Q	3° <sup>+5°</sup> <sub>-3°</sub>
R	0.25
S	0.60±0.15

S48GY-50-MJH1-1

48-PIN PLASTIC TSOP(I) (12x18)



detail of lead end



NOTES

1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)

ITEM	MILLIMETERS
A	12.0±0.1
B	0.45 MAX.
C	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
M	0.10
N	0.10
P	18.0±0.2
Q	3° <sup>+5°</sup> <sub>-3°</sub>
R	0.25
S	0.60±0.15

S48GY-50-MKH1-1

**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD23C64040BL.

**Types of Surface Mount Device**

$\mu$ PD23C64040BLGY-MJH : 48-pin PLASTIC TSOP (I) (12 × 18) (Normal bent)

$\mu$ PD23C64040BLGY-MKH : 48-pin PLASTIC TSOP (I) (12 × 18) (Reverse bent)

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

• **The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

• NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).