



4M-bit Static RAM

- Super Low Voltage Operation and Low Current Consumption
- ●Access Time 85ns (2.4V)
- ●262,144 Words x 16-bit Asynchronous
- Wide Temperature Range


■ DESCRIPTION

The SRM2AV413LLBT8 is a 262,144words x 16-bit asynchronous, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock and no refreshing circuit. It is possible to control the data width by the data byte control. 3-state output allows easy expansion of memory capacity. The temperature range of the SRM2AV413LLBT8 is from –40 to 85°C, and it is suitable for the industrial products.


■ FEATURES

- Fast Access time 85ns (2.4V)
- Low supply current LL Version
- Completely static No clock required
- 3-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package SRM2AV413LLBT TFBGA-48 pin (Tape CSP)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



■ PIN DESCRIPTION

A0 to A17	Address Input
WE	Write Enable
ŌĒ	Output Enable
CS1	Chip Select1
CS2	Chip Select2
LB	LOWER Byte Enable
UB	UPPER Byte Enable
I/O1 to 16	Data I/O
V _{DD}	Power Supply (2.4V to 3.3V)
Vss	Power Supply (0V)
NC	No connection

■ ABSOLUTE MAXIMUM RATINGS

 $(V_{SS}=0V)$

			(133 01)
Parameter	Symbol	Ratings	Unit
Supply voltage	V_{DD}	– 0.5 to 4.0	V
Input voltage	VI	– 0.5 * to V _{DD} + 0.3	V
Input/Output voltage	V _{I/O}	-0.5 to $V_{DD} + 0.3$	V
Power dissipation	P _D	0.5	W
Operating temperature	T _{opr}	– 40 to 85	°C
Storage temperature	T _{stg}	- 65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	_

 $^{^*}$ V_I,V_{I/O} (Min.) = -2.0V (when pulse width is less than 50ns)

■ DC RECOMMENDED OPERATING CONDITIONS

 $(Ta = -40 \text{ to } 85 \, ^{\circ}\text{C})$

Parameter	Symbol	$V_{DD} = 2.4 \text{ to } 3.3 \text{V}$			V_{DE}	Unit		
i arameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Oille
Supply voltage	V_{DD}	2.4	3.0	3.3	2.7	3.0	3.3	V
Supply voltage	V_{SS}	0.0	0.0	0.0	0.0	0.0	0.0	V
Input voltage	V _{IH}	0.75V _{DD}	_	V _{DD} +0.3	2.0	_	V _{DD} +0.3	V
Input voltege	V _{IL}	- 0.3 [*]	_	0.3	- 0.3 [*]	_	0.6	V

^{*}if pulse width is less than 50ns it is - 2.0V

■ ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85 ^{\circ}C)$

					V _D	D = 2.4 to 3.3	3V	
Parameter	Symbol	Conditions			Min.	Typ. *1	Max.	Unit
Input leakage current	ILI	$V_I = 0$ to V_{DD}			-1.0	1	1.0	μA
Output leakage current	I _{LO}	$\overline{LB} \text{ and } \overline{UB} = V_{IH} \text{ or } \\ \overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL \text{ or }} \\ \overline{WE} = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{I/O} = 0 \text{ to } V_{DD}$			-1.0	1	1.0	μА
High level output voltage	V _{OH}		I _{OH}		2.0	1	-	V
riigirievei output voitage	VOH				V _{DD} -0.2	1	1	
Law lawal autout valtage	.,				_	_	0.4	V
Low level output voltage	V _{OL}	I _{OL}		100μΑ	_	-	0.2	
	I _{DDS}	CS1	CS1 = V _{IH or} CS2= VIL		_	_	1.0	mA
Standby supply current	1	$\overline{\text{CS1}} = \text{CS2} \ge \text{V}_{\text{DD}} - 0.2\text{V}$			_	_	15	
	I _{DDS1}	or CS2 \leq 0.2V $T_a \leq 25^{\circ}$ C		C, V _{DD} ≤ 3.0V	_	0.5	1.0	μΑ
	I _{DDA}		$V_{I} = V_{IL} \text{ or } V_{IH}$ $I_{I/O} = 0\text{mA}, \text{ tcyc} = \text{Min}.$			25	35	mA
Average operating current	I _{DDA1}	$V_I = V_{IL} \text{ or } V_{IH}$ $I_{I/O} = 0\text{mA}, \text{ tcyc} = 1\mu\text{s}$			_	4.0	6.0	mA
Operating Supply Current	I _{DDO}		V_{IL} or V_{II}	Н	_	4.0	6.0	mA

^{*1 :} Typical values are measured at Ta = 25°C and VdD = 3.0V $\,$

● Terminal Capacitance

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Address Capacitance	C _{ADD}	$V_{ADD} = 0V$	_	_	8	pF
Input Capacitance	Cı	$V_I = 0V$	_	_	8	pF
I/O Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	_	10	pF

Note: This parameter is made by the inspection data of sample, not of all products

AC Electrical Characteristics

O Read Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$


			SRM2A\		
Parameter	Symbol	Test Conditions	2.4 to	Unit	
		Conditions	Min.	Max.	
Read cycle time	t _{RC}	1	85	_	ns
Address access time	t _{ACC}	1	_	85	ns
CS1 access time	t _{ACS1}	1	_	85	ns
CS2 access time	t _{ACS2}	1	_	85	ns
OE access time	t _{OE}	1	_	45	ns
LB, UB access time	t _{AB}	1	_	45	ns
CS1 output set time	t _{CLZ1}	2	5	_	ns
CS2 output set time	t _{CLZ2}	2	5	_	ns
CS1 output floating	t _{CHZ1}	2	_	30	ns
CS2 output floating	t _{CHZ2}	2	_	30	ns
LB, UB output set time	t _{BLZ}	2	0	_	ns
LB, UB output floating	t _{BHZ}	2	_	30	ns
OE output set time	t _{OLZ}	2	0	_	ns
OE output floating	t _{OHZ}	2	_	30	ns
Output hold time	t _{OH}	1	5	_	ns


O Write Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$


		_	SRM2A			
Parameter	Symbol	Test Conditions	2.4	2.4 to 3.3V		
		001101110110	Min.	Max.		
Write cycle time	t _{WC}	1	85	_	ns	
Chip select time (CS1)	t _{CW1}	1	70	_	ns	
Chip select time (CS2)	t _{CW2}	1	70	_	ns	
Address enable time	t _{AW}	1	70	_	ns	
Address setup time	t _{AS}	1	0	_	ns	
Write pulse width	t _{WP}	1	60	_	ns	
LB, UB select time	t _{BW}	1	70	_	ns	
Address hold time	t _{WR}	1	0	_	ns	
Data setup time	t _{DW}	1	35	_	ns	
Data hold time	t _{DH}	1	0	_	ns	
WE output floating	t _{WHZ}	2	_	35	ns	
WE output set time	t _{OW}	2	5	_	ns	


- *1 Test Conditions
 - 1. Input pulse level: 0.3V to 0.8Vpp(2.4Vto 3.3V)
 - 2. tr = tf = 5ns
 - 3. Input and output timing reference levels :1/2VDD(2.4V to 3.3V)
 - 4. Output load : CL =50pF (Includes Jig Capacitance)
- *2 Test Conditions
 - 1. Input pulse level: 0.3V to 0.8Vpp(2.4V to 3.3V)
 - $2.\ t_r=t_f=5ns$
 - 3. Input timing reference levels :1/2VDD(2.4V to 3.3V)
 - 4. Output timing reference levels : $\pm 200 \text{mV}$ (The level changed from stable output voltage level)
 - 5. Output load :CL = 5pF (Includes Jig Capacitance)








Timing Chart











- Note: *1 During read cycle time, WE is to be "High" level.
 - *2 In write cycle time that is controlled by $\overline{CS1}$ or CS2, output buffer is to be "Hi-Z" state even if \overline{OE} is "Low" level.
 - *3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.

• DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

 $(VSS = 0V, Ta = -40 \text{ to } 85^{\circ}C)$


Parameter	Symbol	Conditions	Min.	Typ.*	Max.	Unit
Data retention supply voltage	V_{DDR}		1.2	_	3.3	V
Data retention curren	I _{DDR}	$V_{DDR} = 2.5V$ $\overline{CS1} = CS2 \ge V_{DD} - 0.2V \text{ or } CS2 \le 0.2V$	_	0.4	13	μА
Data hold time	t _{CDR}		0	_	ı	ns
Operation recovery time	t _R		5	_	_	ms

^{*:} Reference data at Ta=25°C

Data retention timing (CS1 Control)

VDD $2.4V \qquad VDDR \geq 1.2V \qquad 2.4V$ $Data \ hold \ time \qquad t_R$ $\overline{CS1} \geq VDD - 0.2V$ $0.8xVDD \qquad V_{II}$

Data retention timing (CS2 Control)



■ FUNCTIONS

Truth Table

CS1	CS2	LB	UB	ŌĒ	WE	I/O1 to 8	I/O9 to 16	MODE	I _{DD}
Н	X	Х	Х	Χ	X	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
Х	L	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I _{DDS} , I _{DDS1}
L	Н	Х	Х	Н	Н	High-Z	High-Z	Output disable	I _{DDA} , I _{DDA1}
L	Н	Н	Н	Χ	X	High-Z	High-Z	Output disable	I _{DDA} , I _{DDA1}
L	Н	L	Н	Х	L	Data In	High-Z	Lower Byte Write	I _{DDA} , I _{DDA1}
L	Н	Н	L	Х	L	High-Z	Data In	Upper Byte Write	I _{DDA} , I _{DDA1}
L	Н	L	L	Х	L	Data In	Data In	All Byte Write	I _{DDA} , I _{DDA1}
L	Н	L	Н	L	Н	DataOut	High-Z	Lower Byte Read	I _{DDA} , I _{DDA1}
L	Н	Н	L	L	Н	High-Z	DataOut	Upper Byte Read	I _{DDA} , I _{DDA1}
L	Н	L	L	L	Н	Data Out	Data Out	All Byte Read	I _{DDA} , I _{DDA1}

X: High or Low

Reading data

It is possible to control the data width by LB and UB pins.

(1) Reading data from lower byte

Data is able to be read when the address is set while holding $\overline{CS1}$ ="Low", $\overline{CS2}$ = "High", \overline{OE} = "Low", \overline{LB} ="Low", and \overline{WE} = "High".

(2) Reading data from upper byte

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{OE} = "Low", \overline{UB} = "Low", and \overline{WE} ="High".

(3) Reading data from both bytes

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{OE} ="Low", \overline{UB} = "Low", \overline{LB} = "Low", and \overline{WE} = "High".

Since I/O pins are in "Hi-Z" state when \overline{OE} = "High", the data bus line can be used for any other objective, then access time apparently is able to be cut down.

Writing data

(1) Writing data into lower byte

There are the following four ways of writing data into memory.

- i) Hold CS2 = "High", \overline{WE} = "Low", \overline{UB} = "High", and \overline{LB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", \overline{UB} ="High", and \overline{LB} = "Low",set address and give "High" pulse to CS2.
- iii) Hold $\overline{\text{CS1}}$ = "Low", CS2 = "High", $\overline{\text{UB}}$ ="High", and $\overline{\text{LB}}$ = "Low", set address and give "Low" pulse to $\overline{\text{WE}}$
- ix) Hold $\overline{\text{CS1}}$ = "Low", CS2 = "High", $\overline{\text{WE}}$ ="Low", and $\overline{\text{UB}}$ = "High", set address and give "Low" pulse to $\overline{\text{LB}}$.

Anyway, data on I/O pins are latched up into the memory cell during CS1 ="Low", CS2 = "High", WE and LB ="Low".

(2) Writing data into upper byte

There are the following four ways of writing data into the memory.

- i) Hold CS2 ="High", WE = "Low", LB = "High", and UB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold CS1 ="Low", WE ="Low", LB ="High", and UB ="Low", set address and give "High" pulse to CS2.
- iii) Hold CS1 ="Low", CS2 = "High", LB = "High", and UB = "Low", set address and give "Low" pulse to WE.
- ix) Hold $\overline{\text{CS1}}$ ="Low",CS2 ="High", $\overline{\text{WE}}$ ="Low",and $\overline{\text{LB}}$ ="High",set address and give "Low" pulse to $\overline{\text{UB}}$.

Anyway, data on I/O pins are latched up into the memory cell during CS1 ="Low", CS2 = "High", WE and UB = "Low".

(3) Writing data into both bytes

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", \overline{WE} = "Low", \overline{LB} and \overline{UB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", \overline{LB} and \overline{UB} = "Low", set address and give "High" pulse to CS2.
- iii) Hold CS1 = "Low", CS2 = "High", LB and UB = "Low", set address and give "Low" pulse to WE.
- ix) Hold $\overline{CS1}$ = "Low", $\overline{CS2}$ = "High", \overline{WE} = "Low", set address and give "Low" pulse to \overline{LB} and \overline{UB} .

Anyway, data on I/Opins are latched up into the memory cell during $\overline{CS1}$ = "Low", $\overline{CS2}$ ="High", \overline{WE} = "Low", \overline{UB} and \overline{LB} = "Low".

As DATA I/O pins are in "Hi-Z" when $\overline{CS1}$ = "High", $\overline{CS2}$ = "Low", \overline{OE} = "High", or \overline{LB} and \overline{UB} ="High", the contention on the data bus can be avoided. But while I/O pins are in the output state, the data that is opposite to the output data should not be given.

Standby mode


When $\overline{\text{CS1}}$ is "High" or CS2 is "Low" the chip is in the standby mode (only retaining data operation). In this case data I/O pins are Hi-Z, and all inputs of addresses, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and data are inhibited.

When $\overline{CS1} = CS2 \ge V_{DD}$ - 0.2V or $CS2 \le 0.2V$, there is almost no current flow except through the high resistance parts of the memory.


Data retention at low voltage

In case of the data retention in the stadby mode, the power supply can be gone down till the specified voltage. But it is impossible to write or read in this mode.

■ PACKAGE DIMENSIONS



■ CHARACTERISTICS CURVES



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department Europe & U.S.A. 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department Asia 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110

■ EPSON Electronic Devices Website http://www.epson.co.jp/device/

