



PEEL™ 22CV10A-15/PEEL™ 22CV10AL-15 CMOS Programmable Electrically Erasable Logic Device

Features


- **Advanced CMOS EEPROM Technology**
- **High Performance**
 - $t_{PD} = 15ns$, $f_{max} = 66.7MHz$
- **Low Power Consumption**
 - 115mA at 25MHz
 - 75mA at 25MHz (L)
- **EE Reprogrammability**
 - Low-risk reprogrammable inventory
 - Superior programming and functional yield
 - Erases and programs in seconds
- **Development and Programming Support**
 - Third-party software and programmers
 - ICT PEEL Development System and software.
- **Architectural Flexibility**
 - 132 product term x 44 input AND array
 - Up to 22 inputs and 10 outputs
 - Variable product term distribution (8 to 16 per output) for greater logic flexibility
 - Independently programmable I/O macrocells
 - Synchronous preset, asynchronous clear
 - Independently programmable output enables
- **Application Versatility**
 - Replaces random SSI/MSI logic
 - Pin and JEDEC compatible with all 22V10 devices

General Description


The ICT PEEL22CV10A-15 are CMOS Programmable Electrically Erasable Logic Devices that provide a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to early generation programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PEEL22CV10A rivals speed parameters of comparable bipolar PLDs while providing a dramatic improvement in active power consumption. The EE reprogrammability of the PEEL22CV10A allows cost effective plastic packaging, low risk inventory, reduced development and retrofit costs, and enhanced testability to ensure

100% field programmability and function. The PEEL22CV10A's flexible architecture offers complete function and JEDEC-file compatibility with the bipolar AmpAL22V10 and the CMOS PALC22V10. Applications for the PEEL22CV10A include: replacement of random SSI/MSI logic circuitry and user customized sequential and combinatorial functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PEEL22CV10A is provided by ICT and third-party manufacturers.

Pin Configuration (Figure 1)



Block Diagram (Figure 2)





, INC.

I C T INC

PEEL™ 22CV10A/AL-15

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply Voltage	Relative to GND	– 0.5 to + 7.0	V
V _I , V _O	Voltage Applied to Any Pin ⁶	Relative to GND ¹	– 0.5 to V _{CC} + 0.6	V
I _O	Output Current	Per pin (I _{OL} , I _{OH})	± 25	mA
T _{ST}	Storage Temperature		– 65 to + 150	°C
T _{LT}	Lead Temperature	Soldering 10 seconds	+ 300	°C

Operating Ranges²

T-46-19-07

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply Voltage	Commercial	4.75	5.25	V
		Industrial	4.5	5.5	V
T _A	Ambient Temperature	Commercial	0	+ 70	°C
		Industrial	– 40	+ 85	°C
T _R	Clock Rise Time	See note 4		250	ns
T _F	Clock Fall Time	See note 4		250	ns
T _{RVCC}	V _{CC} Rise Time	See note 4		250	ms

D.C. Electrical Characteristics

Over the operating range

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage - TTL	V _{CC} = Min, I _{OH} = – 4.0mA	2.4		V
V _{OHc}	Output HIGH Voltage-CMOS	V _{CC} = Min, I _{OH} = –10μA	V _{CC} – 0.1		V
V _{OL}	Output LOW Voltage - TTL	V _{CC} = Min, I _{OL} = 16mA		0.5	V
V _{OLc}	Output LOW Voltage-CMOS	V _{CC} = Min, I _{OL} = 10μA		0.1	V
V _{IH}	Input HIGH Level		2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Level		– 0.3	0.8	V
I _{IL}	Input Leakage Current	V _{CC} = Max, GND ≤ V _{IN} ≤ V _{CC}		±10	μA
I _{OZ}	Output Leakage Current	I/O = High-Z, GND ≤ V _O ≤ V _{CC}		±10	μA
I _{SC}	Output Short Circuit Current	V _{CC} =5V, V _O =0.5V ¹⁰ , T _A = 25°C	– 30	–135	mA
I _{CC}	V _{CC} Current, Active	V _{IN} = 0 or 3V ^{5,11} f = 25 MHz All outputs disabled.		115	mA
			L	75	mA
C _{IN} ⁸	Input Capacitance	T _A = 25°C, V _{CC} = 5.0V @ f = 1MHz		6	pF
C _{OUT} ⁸	Output Capacitance			12	pF



, INC.


I C T INC

PEEL™ 22CV10A/AL-15

T-46-19-07

A.C. Electrical Characteristics Over the Operating Range ^{9,12}

Symbol	Parameter	22CV10A-15		Unit
		Min	Max	
t _{PD}	Input ⁶ to non-registered output		15	ns
t _{OE}	Input ⁶ to output enable ⁷		15	ns
t _{OD}	Input ⁶ to output disable ⁷		15	ns
t _{CO1}	Clock to output		10	ns
t _{CO2}	Clock to combinatorial output delay via internal registered feedback		19	ns
t _{CF}	Clock to feedback		6	ns
t _{SC}	Input ⁶ or feedback setup to clock	10		ns
t _{HC}	Input ⁶ hold after clock	0		ns
t _{CL} , t _{CH}	Clock width - clock low time, clock high time ⁴	7.5		ns
t _{CP}	Min clock period External (t _{SC} + t _{CO1})	20		ns
f _{max1}	Max clock freq. Internal Feedback (1/t _{SC} +t _{CF}) ¹³	62.5		MHz
f _{max2}	Max clock freq. External (1/t _{CP}) ¹³	50.0		MHz
f _{max3}	Max clock freq. No Feedback (1/t _{CL} +t _{CH}) ¹³	66.7		MHz
t _{AW}	Asynchronous Reset pulse width	15		ns
t _{AP}	Input ⁶ to Asynchronous Reset		18	ns
t _{AR}	Asynchronous Reset recovery time		18	ns
t _{RESET}	Power-on reset time for registers in clear state ⁴		5	μs

Switching Waveforms

1. Minimum DC input is $-0.5V$, however inputs may undershoot to $-2.0V$ for periods less than 20ns.
2. Contact ICT for other operating ranges.
3. V_I and V_O are not specified for program/verify operation.
4. Test points for Clock and V_{CC} in t_a , t_f , t_{CL} , t_{CH} , and t_{RESET} are referenced at 10% and 90% levels.
5. I/O pins are 0V or 3V.
6. "Input" refers to an Input pin signal.
7. t_{OE} is measured from input transition to $V_{REF} \pm 0.1V$, t_{OD} is measured from input transition to $V_{OH} - 0.1V$ or $V_{OL} + 0.1V$; $V_{REF} = V_I$ see test loads at the end of this section.
8. Capacitances are tested on a sample basis.

9. Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).
10. Test one output at a time for a duration of less than 1 sec
11. ICC for a typical application: This parameter is tested with the device programmed as a 10-bit Counter.
12. PEEL Device test loads are specified at the end of this section.
13. Parameters are not 100% tested. Specifications are based on initial characterization and are tested after any design or process modification which may affect operational frequency.