

I C T INC

T.46-19-07

, INC.

PEEL[™]22CV10A-15/PEEL[™]22CV10AL-15 CMOS Programmable Electrically Erasable Logic Device

Features

■ Advanced CMOS EEPROM Technology

■ High Performance

- tpD = 15ns, fmax = 66.7MHz

■ Low Power Consumption

- 115mA at 25MHz
- 75mA at 25MHz (L)

■ EE Reprogrammability

- Low-risk reprogrammable inventory
- Superior programming and functional yield
- Erases and programs in seconds

■ Development and Programming Support

- Third-party software and programmers
- ICT PEEL Development System and software.

Architectural Flexibility

- 132 product term x 44 input AND array
- Up to 22 inputs and 10 outputs
- Variable product term distribution (8 to 16 per output) for greater logic flexibility
- Independently programmable
 I/O macrocells
- Synchronous preset, asynchronous clear
- Independently programmable output enables


■ Application Versatility

- Replaces random SSI/MSI logic
- Pin and JEDEC compatible with all 22V10 devices

General Description

The ICT PEEL22CV10A-15 are CMOS Programmable Electrically Erasable Logic Devices that provide a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to early generation programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PEEL22CV10A rivals speed parameters of comparable bipolar PLDs while providing a dramatic improvement in active power consumption. The EE reprogrammability of the PEEL22CV10A allows cost effective plastic packaging, low risk inventory, reduced development and retrofit costs, and enhanced testability to ensure

100% field programmability and function. The PEEL22CV10A's flexible architecture offers complete function and JEDEC-file compatibility with the bipolar AmPAL22V10 and the CMOS PALC22V10. Applications for the PEEL22CV10A include: replacement of random SSI/MSI logic circuitry and user customized sequential and combinatorial functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PEEL22CV10A is provided by ICT and third-party manufacturers.



PEEL[™]22CV10A/AL-15

Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Symbol	Parameter	Conditions	Rating	Unit
Vcc	Supply Voltage	Relative to GND	- 0.5 to + 7.0	V
V _I , V _O	Voltage Applied to Any Pin ⁶	Relative to GND ¹	- 0.5 to Vcc + 0.6	V
lo	Output Current	Per pin (IoL, IoH)	± 25	mA
Tst	Storage Temperature		- 65 to + 150	°C
TLT	Lead Temperature	Soldering 10 seconds	+ 300	·c

I C T INC

T-46-19-07

Operating Ranges²

Symbol	Parameter	Conditions	Min	Max	Unit
Voc	Supply Voltage	Commercial	4.75	5.25	V
		Industrial	4.5	5.5	V
TA	Ambient Temperature	Commercial	0	+ 70	°C
		Industrial	- 40	+ 85	·c
TR	Clock Rise Time	See note 4	-	250	ns
TF	Clock Fall Time	See note 4		250	ns
TRVCC	Vcc Rise Time	See note 4		250	ms

D.C. Electrical Characteristics Over the operating range

Symbol	Parameter	Conditions	Min	Max	Unit
Vон	Output HIGH Voltage - TTL	Vcc = Min, IoH = -4.0mA	24		V
Vонс	Output HIGH Voltage-CMOS	Vcc = Min, IoH = -10μA	Vcc - 0.1		٧
VoL	Output LOW Voltage - TTL	Vcc = Min, loL = 16mA		0.5	٧
Volc	Output LOW Voltage-CMOS	Vcc = Min, IoL = 10μA		0.1	٧
ViH	Input HIGH Level		2.0	Vcc + 0.3	٧
VIL	Input LOW Level		- 0.3	0.8	V
lıL	Input Leakage Current	Vcc = Max, GND ≤ VIN ≤ Vcc		±10	μА
loz	Output Leakage Current	VO = High-Z, GND ≤ Vo≤ Vcc		±10	μА
Isc	Output Short Circuit Current	Vcc=5V, Vo=0.5V ¹⁰ , T _A = 25°C	- 30	-135	mA
loc	Vcc Current, Active	V _{IN} = 0 or 3V ^{5,11} f = 25 MHz All outputs disabled.		115	mA
			L	75	mA
CIN 8	Input Capacitance	TA = 25°C, V _{CC} = 5.0V		6	рF
Cout 8	Output Capacitance	@ f = 1MHz		12	pF



, INC.

I C T INC


PEEL[™]22CV10A/AL-15

T-46-19-07

A.C. Electrical Characteristics Over the Operating Range 9,12

Symbol	Parameter	22CV10A-15		Unit
		Min	Max] """
tpp	Input ⁶ to non-registered output		15	ns
toE	Input ⁶ to output enable ⁷		15	ns
top	Input ⁶ to output disable ⁷		15	ns
tco1	Clock to output		10	ns
tco2	Clock to combinatorial output delay via internal registered feedback		19	ns
tcF	Clock to feedback		6	ns
tsc	Input ⁶ or feedback setup to clock	10		ns
thc	Input ⁶ hold after clock	0		ns
tcL,tcH	Clock width - clock low time, clock high time 4	7.5		ns
tcp	Min clock period Extenal (tsc + tco1)	20		ns
fmax1	Max clock freq. Internal Feedback (1/ISC+ICF)13	62.5		MHz
fmax2	Max clock freq. External (1/tcp) ¹³	50.0		MHz
fmax3	Max clock freq. No Feedback (1/tcL+tcн) ¹³	66.7		MHz
taw	Asynchronous Reset pulse width	15	<u> </u>	ns
tap	Input ⁶ to Asynchronous Reset		18	ns
tan	Asynchronous Reset recovery time		18	ns
TRESET	Power-on reset time for registers in clear state 4		5	μs

Switching Waveforms



- Minimum DC input is ~ 0.5V, however inputs may undershoot to ~ 2.0V for periods less than 20nS.
- 2.Contact ICT for other operating ranges.
- 3. VI and Vo are not specified for program/verify operation.
- 4. Test points for Clock and Vcc in ta, tr, tcl., tch, and tasset are referenced at 10% and 90% levels.
- 5.I/O pins are 0V or 3V.
- 6. "Input" refers to an Input pin signal.
- 7. toe is measured from input transition to VREF \pm 0.1V, top is measured from input transition to VOH 0.1V or VOL + 0.1V, VREF = VL see test loads at the end of this section.
- 8. Capacitances are tested on a sample basis.

- Test conditions assume signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).
- 10. Test one output at a time for a duration of less than 1 sec.
- 11.ICC for a typical application. This parameter is tested with the device programmed as a 10-bit Counter.
- PEEL Device test loads are specified at the end of this section.
- Parameters are not 100% tested. Specifications are based on initial characterization and are tested after any design or process modification which may affect operational frequency.