# 4-Mbit (128K x 36) Pipelined Sync SRAM 

## Features

- Fully registered inputs and outputs for pipelined operation
- $128 \mathrm{~K} \times 36$ common IO architecture
- 3.3 V core power supply ( $\mathrm{V}_{\mathrm{DD}}$ )
- $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ I/O power supply ( $\mathrm{V}_{\mathrm{DDQ}}$ )
- Fast clock-to-output times
- 2.6 ns (for $250-\mathrm{MHz}$ device)
- User-selectable burst counter supporting Intel ${ }^{\circledR}$ Pentium ${ }^{\circledR}$ interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Offered in lead-free 100-Pin TQFP, lead-free and non-lead-free 119-Ball BGA package and 165-Ball FBGA package
- "ZZ" sleep mode option and stop clock option
- Available in industrial and commercial temperature ranges


## Functional Description ${ }^{[1]}$

The CY7C1347G is a $3.3 \mathrm{~V}, 128 \mathrm{~K} \times 36$ synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic. CY7C1347G IO pins can operate at either the 2.5 V or the 3.3 V level; the IO pins are 3.3 V tolerant when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns ( 250 MHz device). CY7C1347G supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC ${ }^{\circledR}$. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the Address Strobe from Processor ( $\overline{\mathrm{ADSP}}$ ) or the Address Strobe from Controller ( $\overline{\text { ADSC }}$ ) at clock rise. Address advancement through the burst sequence is controlled by the $\overline{\mathrm{ADV}}$ input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.
Byte write operations are qualified with the four Byte Write Select ( $\mathrm{BW}_{[\mathrm{A}: D]}$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Selects ( $\left.\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. In order to provide proper data during depth expansion, OE is masked during the first clock of a read cycle when emerging from a deselected state.

## Selection Guide

|  | $\mathbf{2 5 0} \mathbf{~ M H z}$ | $\mathbf{2 0 0} \mathbf{~ M H z}$ | $\mathbf{1 6 6} \mathbf{~ M H z}$ | $\mathbf{1 3 3} \mathbf{~ M H z}$ | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time | 2.6 | 2.8 | 3.5 | 4.0 | ns |
| Maximum Operating Current | 325 | 265 | 240 | 225 | mA |
| Maximum CMOS Standby Current | 40 | 40 | 40 | 40 | mA |

Note

1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram


## Pin Configurations

100-Pin TQFP Pinout


Pin Configurations (continued)
119-Ball BGA Pinout

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\text {DDQ }}$ | A | A | $\overline{\text { ADSP }}$ | A | A | $\mathrm{V}_{\text {DDQ }}$ |
| B | NC/288M | $\mathrm{CE}_{2}$ | A | $\overline{\text { ADSC }}$ | A | $\overline{\mathrm{CE}}_{3}$ | NC/576M |
| C | NC/144M | A | A | $\mathrm{V}_{\mathrm{DD}}$ | A | A | NC/1G |
| D | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQP}_{C}$ | $\mathrm{V}_{\text {SS }}$ | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQP}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| E | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\text {ss }}$ | $\overline{\mathrm{CE}}_{1}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| F | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\text {ss }}$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| G | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\overline{\mathrm{BW}}_{\mathrm{C}}$ | $\overline{\text { ADV }}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| H | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\overline{\text { GW }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| J | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $\mathrm{V}_{\mathrm{DD}}$ | NC | $V_{D D}$ | $\mathrm{V}_{\text {DDQ }}$ |
| K | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {ss }}$ | CLK | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\overline{\mathrm{BW}}_{\mathrm{D}}$ | NC | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| M | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $V_{\text {SS }}$ | $\overline{\text { BWE }}$ | $V_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| N | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {SS }}$ | A1 | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| P | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQP}_{\mathrm{D}}$ | $\mathrm{V}_{\text {SS }}$ | A0 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQP}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| R | NC | A | MODE | $\mathrm{V}_{\mathrm{DD}}$ | NC | A | NC |
| T | NC | NC/72M | A | A | A | NC/36M | zz |
| U | $\mathrm{V}_{\mathrm{DDQ}}$ | NC | NC | NC | NC | NC | $\mathrm{V}_{\text {DDQ }}$ |

## 165-Ball FBGA Pinout

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC/288M | A | $\overline{\mathrm{CE}} 1$ | $\overline{B W}_{C}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | $\overline{\mathrm{CE}}_{3}$ | $\overline{\text { BWE }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | A | NC |
| B | NC/144M | A | CE2 | $\overline{B W}_{D}$ | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | CLK | $\overline{\mathrm{GW}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { ADSP }}$ | A | NC/576M |
| C | $\mathrm{DQP}_{\mathrm{C}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {S }}$ | $V_{\text {DDQ }}$ | NC/1G | $\mathrm{DQP}_{\mathrm{B}}$ |
| D | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $\mathrm{V}_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| E | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{c}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| F | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| G | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| H | NC | $\mathrm{V}_{\text {SS }}$ | NC | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | NC | NC | ZZ |
| J | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| K | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| M | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| N | DQP ${ }_{\text {D }}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{S S}$ | NC | NC/18M | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQP}_{\mathrm{A}}$ |
| P | NC | NC/72M | A | A | NC | A1 | NC | A | A | A | NC/9M |
| R | MODE | NC/36M | A | A | NC | A0 | NC | A | A | A | A |

## Pin Definitions

| Name | 10 | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}$ | InputSynchronous | Address Inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if $\overline{A D S P}$ or $\overline{\mathrm{ADSC}}$ is active LOW, and $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are sampled active. $\mathrm{A}_{\text {[1:0] }}$ feeds the 2-bit counter. |
| $\begin{aligned} & \overline{\mathrm{BWW}}_{A}, \overline{\frac{B W}{B W}}_{\mathrm{BW}}^{\mathrm{BW}}, \overline{\mathrm{BW}_{\mathrm{D}}} \end{aligned}$ | Input- <br> Synchronous | Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| $\overline{\overline{\mathrm{GW}}}$ | InputSynchronous | Global Write Enable Input, Active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{B W}_{[A: D]}$ and BWE). |
| $\overline{\text { BWE }}$ | InputSynchronous | Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| CLK | Input-Clock | Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{\text { ADV }}$ is asserted LOW, during a burst operation. |
| $\overline{\mathrm{CE}}_{1}$ | InputSynchronous | Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{2}$ and $\overline{\mathrm{CE}}_{3}$ to select or deselect the device. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is $\mathrm{HIGH} . \overline{\mathrm{CE}}_{1}$ is sampled only when a new external address is loaded. |
| $\mathrm{CE}_{2}$ | Input- <br> Synchronous | Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{1}$ and $\mathrm{CE}_{3}$ to select or deselect the device. $\mathrm{CE}_{2}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{CE}}_{3}$ | InputSynchronous | Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\mathrm{CE}_{2}$ to select or deselect the device. $\overline{\mathrm{CE}}_{3}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{OE}}$ | InputAsynchronous | Output Enable, Asynchronous Input, Active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| $\overline{\text { ADV }}$ | InputSynchronous | Advance Input Signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle. |
| $\overline{\text { ADSP }}$ | Input- <br> Synchronous | Address Strobe from Processor, sampled on the rising edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1 \cdot 0]}$ are also loaded into the burst counter. When $\overline{\text { ADSP }}$ and $\overline{\text { ADSC }}$ are both asserted, only $\overline{A D S P}$ is recognized. $\overline{\text { ASDP }}$ is ignored when $\overline{\mathrm{CE}}_{1}$ is deasserted HIGH. |
| $\overline{\text { ADSC }}$ | InputSynchronous | Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1 \cdot 0]}$ are also loaded into the burst counter. When ADSP and $\overline{\text { ADSC }}$ are both asserted, only ADSP is recognized. |
| ZZ | InputAsynchronous | ZZ "Sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down. |
| $\begin{aligned} & \mathrm{DQ}_{\mathrm{A}}, \mathrm{DQ}_{\mathrm{B}} \\ & \mathrm{DQ}_{\mathrm{C}}, \mathrm{DQ}_{\mathrm{D}} \\ & \mathrm{DQP}_{\mathrm{A},}, \mathrm{DQP} \mathrm{P}_{\mathrm{B}}, \\ & \mathrm{DQP}_{\mathrm{C}}, \mathrm{DQP} \mathrm{D}_{\mathrm{D}} \end{aligned}$ | IOSynchronous | Bidirectional Data IO Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$. When $\overline{\mathrm{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tri-state condition. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply | Power supply inputs to the core of the device. |
| $\mathrm{V}_{\text {SS }}$ | Ground | Ground for the core of the device. |
| $\mathrm{V}_{\mathrm{DDQ}}$ | IO Power Supply | Power supply for the IO circuitry. |
| $\mathrm{V}_{\text {SSQ }}$ | IO Ground | Ground for the IO circuitry. |

Pin Definitions (continued)

| Name | IO | Description |
| :--- | :---: | :--- |
| MODE | Input- <br> Static | Selects Burst Order. When tied to GND selects linear burst sequence. When tied to $\mathrm{V}_{\mathrm{DDQ}}$ <br> or left floating selects interleaved burst sequence. This is a strap pin and must remain static <br> during device operation. Mode pin has an internal pull up. |
| $\mathrm{NC}, \mathrm{NC} / 9 \mathrm{M}$, |  |  |
| $\mathrm{NC} / 18 \mathrm{M}, \mathrm{NC} / 36 \mathrm{M}$, | - | No Connects. Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, <br> $\mathrm{NC} / 72 \mathrm{M}$, |
| $\mathrm{NC} / 144 \mathrm{M}$, |  |  |$\quad$| $\mathrm{NC} / 144 \mathrm{M}, \mathrm{NC} / 288 \mathrm{M}, \mathrm{NC} / 576 \mathrm{M}$, and NC/1G are address expansion pins that are not inter- |
| :--- | :--- |
| nally connected to the die. |

## Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $\mathrm{t}_{\mathrm{co}}$ ) is 2.6 ns ( 250 MHz device).
The CY7C1347G supports secondary cache in systems using either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.
Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ( $\overline{B W}_{[A: D]}$ ) inputs. A Global Write Enable ( $\overline{\mathrm{GW}}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Selects ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}$ ) and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. ADSP is ignored if $\mathrm{CE}_{1}$ is HIGH.

## Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text { ADSP }}$ or $\overline{\text { ADSC }}$ is asserted LOW, (2) $\mathrm{CE}_{1}, \mathrm{CE}_{2}, \overline{C E}_{3}$ are all asserted active, and (3) the write signals ( $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$ ) are all deasserted HIGH. $\overline{\mathrm{ADSP}}$ is ignored if $\mathrm{CE}_{1}$ is HIGH. The address presented to the address inputs ( $\mathrm{A}_{[16: 0]}$ ) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within $2.6 \mathrm{~ns}(250 \mathrm{MHz}$ device) if $\overline{\mathrm{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{\mathrm{OE}}$ signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) $\overline{\text { ADSP }}$ is asserted LOW, and (2) $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}$ are all asserted active. The address presented to $\mathrm{A}_{[16: 0]}$ is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals ( $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$, and $\overline{\mathrm{BW}}_{[\mathrm{A}: \mathrm{D}]}$ ) and $\overline{\mathrm{ADV}}$ inputs are ignored during this first cycle.
$\overline{\text { ADSP-triggered write accesses require two clock cycles to }}$ complete. If $\overline{\mathrm{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the corresponding address location in the RAM core. If $\overline{\mathrm{GW}}$ is HIGH, then the write operation is controlled by BWE and $\overline{B W}_{[A: D]}$ signals. The CY7C1347G provides byte write capability that is described in "Partial Truth Table for Read/Write" on page 9. Asserting the Byte Write Enable input $(\overline{\mathrm{BWE}})$ with the selected Byte Write $\left(\overline{\mathrm{BW}}_{[\mathrm{A}: \mathrm{D}]}\right)$ input selectively writes to only the desired bytes.
Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.
Because the CY7C1347G is a common IO device, the Output Enable ( $\overline{\mathrm{OE}})$ must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Single Write Accesses Initiated by $\overline{\text { ADSC }}$

$\overline{\text { ADSC }}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text { ADSC }}$ is asserted LOW, (2) $\overline{\text { ADSP }}$ is deasserted HIGH , (3) $\mathrm{CE}_{1}, \mathrm{CE}_{2}, \mathrm{CE}_{3}$ are all asserted active, and (4) the appropriate combination of the write inputs (GW, $\overline{\mathrm{BWE}}$, and $\left.\mathrm{BW}_{[\mathrm{A}: D]}\right)$ are asserted active to conduct a write to the desired byte(s). $\overline{\text { ADSC-triggered write accesses require a }}$ single clock cycle to complete. The address presented to $\mathrm{A}_{[16: 0]}$ is loaded into the address register and the address advancement logic while being delivered to the RAM core. The $\overline{\text { ADV }}$ input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.
Because the CY7C1347G is a common IO device, the Output Enable ( $\overline{\mathrm{OE}})$ must be deasserted HIGH before presenting data
to the DQs and DQPs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Burst Sequences

The CY7C1347G provides a two-bit wraparound counter, fed by $A_{[1: 0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.
Asserting $\overline{\text { ADV }}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}, \mathrm{ADSP}$, and ADSC must remain inactive for the duration of $\mathrm{t}_{\text {ZZREC }}$ after the ZZ input returns LOW.

## Interleaved Burst Sequence

| First <br> Address | Second <br> Address | Third <br> Address | Fourth <br> Address |
| :--- | :--- | :--- | :--- |
| $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

## Linear Burst Sequence

| First <br> Address | Second <br> Address | Third <br> Address | Fourth <br> Address |
| :--- | :--- | :--- | :--- |
| $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ | $\mathrm{A}_{[1: 0]}$ |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

## ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\mathrm{DDZZ}}$ | Snooze mode standby current | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ |  | 40 | mA |
| $\mathrm{t}_{\mathrm{ZZS}}$ | Device operation to ZZ | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ |  | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{ZZREC}}$ | ZZ recovery time | $\mathrm{ZZ} \leq 0.2 \mathrm{~V}$ | $2 \mathrm{t}_{\mathrm{CYC}}$ |  | ns |
| $\mathrm{t}_{\mathrm{ZZI}}$ | ZZ Active to snooze current | This parameter is sampled |  | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{RZZI}}$ | ZZ Inactive to exit snooze current | This parameter is sampled | 0 |  | ns |

Truth Table
The truth table for CY7C1347G follows. ${ }^{[2, ~ 3, ~ 4, ~ 5, ~ 6] ~}$

| Next Cycle | Add. Used | $\mathrm{CE}_{1}$ | $C E_{2}$ | $\overline{\mathrm{CE}}_{3}$ | ZZ | ADSP | ADSC | ADV | $\overline{\text { WRITE }}$ | $\overline{\mathrm{OE}}$ | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselect Cycle, Power Down | None | H | X | X | L | X | L | X | X | X | L-H | Tri-State |
| Deselect Cycle, Power Down | None | L | L | X | L | L | X | X | X | X | L-H | Tri-State |
| Deselect Cycle, Power Down | None | L | X | H | L | L | X | X | X | X | L-H | Tri-State |
| Deselect Cycle, Power Down | None | L | L | X | L | H | L | X | X | X | L-H | Tri-State |
| Deselect Cycle, Power Down | None | L | X | H | L | H | L | X | X | X | L-H | Tri-State |
| Snooze Mode, Power Down | None | X | X | X | H | X | X | X | X | X | X | Tri-State |
| Read Cycle, Begin Burst | External | L | H | L | L | L | X | X | X | L | L-H | Q |
| Read Cycle, Begin Burst | External | L | H | L | L | L | X | X | X | H | L-H | Tri-State |
| Write Cycle, Begin Burst | External | L | H | L | L | H | L | X | L | X | L-H | D |
| Read Cycle, Begin Burst | External | L | H | L | L | H | L | X | H | L | L-H | Q |
| Read Cycle, Begin Burst | External | L | H | L | L | H | L | X | H | H | L-H | Tri-State |
| Read Cycle, Continue Burst | Next | X | X | X | L | H | H | L | H | H | L-H | Tri-State |
| Read Cycle, Continue Burst | Next | X | X | X | L | H | H | L | H | L | L-H | Q |
| Read Cycle, Continue Burst | Next | H | X | X | L | X | H | L | H | L | L-H | Q |
| Read Cycle, Continue Burst | Next | H | X | X | L | X | H | L | H | H | L-H | Tri-State |
| Write Cycle, Continue Burst | Next | X | X | X | L | H | H | L | L | X | L-H | D |
| Write Cycle, Continue Burst | Next | H | X | X | L | X | H | L | L | X | L-H | D |
| Read Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | H | L | L-H | Q |
| Read Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | H | H | L-H | Tri-State |
| Read Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | H | L | L-H | Q |
| Read Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | H | H | L-H | Tri-State |
| Write Cycle, Suspend Burst | Current | X | X | X | L | H | H | H | L | X | L-H | D |
| Write Cycle, Suspend Burst | Current | H | X | X | L | X | H | H | L | X | L-H | D |

## Notes:

2. $\mathrm{X}=$ "Do Not Care." H = Logic HIGH, L = Logic LOW
3. $\overline{W R I T E}=L$ when any one or more Byte Write Enable signals $\left(\overline{\mathrm{BW}}_{\mathrm{A}}, \overline{\mathrm{BW}}_{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{C}}, \overline{\mathrm{BW}}_{\mathrm{D}}\right)$ and $\overline{\mathrm{BWE}}=\mathrm{L}$ or $\overline{\mathrm{GW}}=\mathrm{L}$. $\overline{\mathrm{WRITE}}=\mathrm{H}$ when all Byte Write Enable signals $\left.\mathrm{BW}_{\mathrm{A}}, \mathrm{BW}_{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{C}}, \mathrm{BW}_{\mathrm{D}}\right), \mathrm{BWE}, \overline{\mathrm{GW}}=\mathrm{H}$
4. The DQ pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock.
5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW [A:D. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle
6. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when $\overline{\mathrm{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW)

## Partial Truth Table for Read/Write

The partial read/write truth table for CY7C1347G follows. ${ }^{[2,7]}$

| Function | $\overline{\mathbf{G W}}$ | $\overline{\mathbf{B W E}}$ | $\overline{\mathbf{B W}}_{\mathbf{D}}$ | $\overline{\mathbf{B W}}_{\mathbf{C}}$ | $\overline{\mathbf{B W}}_{\mathbf{B}}$ | $\overline{\mathbf{B W}}_{\mathbf{A}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write Byte A - DQ |  |  |  |  |  |  |
| Write Byte B - DQ | B | H | L | H | H | H |
| Write Bytes B, A | H | L | H | H | L | H |
| Write Byte C- DQ |  |  |  |  |  |  |
| Write Bytes C, A | H | L | H | H | L | L |
| Write Bytes C, B | H | L | H | L | H | H |
| Write Bytes C, B, A | H | L | H | L | H | L |
| Write Byte D- DQ | H | L | H | L | L | H |
| Write Bytes D, A | H | L | H | L | L | L |
| Write Bytes D, B | H | L | L | H | H | H |
| Write Bytes D, B, A | H | L | L | H | H | L |
| Write Bytes D, C | H | L | L | H | L | H |
| Write Bytes D, C, A | H | L | L | H | L | L |
| Write Bytes D, C, B | H | L | L | L | H | H |
| Write All Bytes | H | L | L | L | H | L |
| Write All Bytes | H | L | L | L | L | H |

[^0]
## Maximum Ratings

Exceeding the maximum ratings may shorten the battery life of the device. User guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{DD}}$ Relative to GND. $\qquad$ -0.5 V to +4.6 V Supply Voltage on $V_{\text {DDQ }}$ Relative to GND $\qquad$ -0.5 V to $+\mathrm{V}_{\mathrm{DD}}$ DC Voltage Applied to Outputs in High-Z State
-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

DC Input Voltage -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

Current into Outputs (LOW) .20 mA
Static Discharge Voltage $>2001 \mathrm{~V}$ (MIL-STD-883, Method 3015)
Latch Up Current
> 200 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {DD }}$ | $\mathbf{V}_{\text {DDQ }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 3.3 V | $2.5 \mathrm{~V}-5 \%$ <br> to $\mathrm{V}_{\mathrm{DD}}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-5 \% /+10 \%$ |  |

## Electrical Characteristics

Over the Operating Range ${ }^{[8,9]}$

| Parameter | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }^{\text {DD }}$ | Power Supply Voltage |  |  | 3.135 | 3.6 | V |
| $\mathrm{V}_{\text {DDQ }}$ | IO Supply Voltage |  |  | 2.375 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | For 3.3V IO, $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | For $3.3 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{[8]}$ | For 3.3V IO |  | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
|  |  | For 2.5 V IO |  | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[8]}$ | For 3.3 V IO |  | -0.3 | 0.8 | V |
|  |  | For 2.5 V IO |  | -0.3 | 0.7 | V |
| $\mathrm{I}^{\mathrm{x}}$ | Input Leakage Current Except ZZ and MODE | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$ |  | -5 | 5 | $\mu \mathrm{A}$ |
|  | Input Current of MODE | Input $=\mathrm{V}_{\text {SS }}$ |  | -30 |  | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | Input Current of ZZ | Input $=\mathrm{V}_{\text {SS }}$ |  | -5 |  | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  |  | 30 | $\mu \mathrm{A}$ |
| IOz | Output Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$, Output Disabled |  | -5 | 5 | $\mu \mathrm{A}$ |
| IDD | $V_{D D}$ Operating Supply Current | $\begin{aligned} & V_{\text {DD }}=M a x ., ~^{\prime} \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | 4-ns cycle, 250 MHz |  | 325 | mA |
|  |  |  | 5-ns cycle, 200 MHz |  | 265 | mA |
|  |  |  | 6-ns cycle, 166 MHz |  | 240 | mA |
|  |  |  | 7.5-ns cycle, 133 MHz |  | 225 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power Down Current-TTL Inputs | $\begin{aligned} & \text { Max. } V_{\text {DD }}, \text { Device Deselected, } \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L} \\ & f=f_{M A X}=1 / t_{C Y C} \end{aligned}$ | 4-ns cycle, 250 MHz |  | 120 | mA |
|  |  |  | 5-ns cycle, 200 MHz |  | 110 | mA |
|  |  |  | 6-ns cycle, 166 MHz |  | 100 | mA |
|  |  |  | 7.5-ns cycle, 133 MHz |  | 90 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE <br> Power Down <br> Current-CMOS Inputs | $\begin{aligned} & \text { Max. } V_{D D}, \text { Device Deselected, } \\ & V_{\text {IN }} \leq 0.3 \vee \text { or } V_{I N} \geq V_{D D Q}-0.3 \mathrm{~V}, \\ & f=0 \end{aligned}$ | All speeds |  | 40 | mA |

[^1]
## Electrical Characteristics

Over the Operating Range (continued) ${ }^{[8,9]}$

| Parameter | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SB3 }}$ | Automatic CE Power Down Current-CMOS Inputs | Max. $\mathrm{V}_{\mathrm{DD}}$, Device Deselected, or $\mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V}$ $\mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}}$ | 4-ns cycle, 250 MHz |  | 105 | mA |
|  |  |  | 5-ns cycle, 200 MHz |  | 95 | mA |
|  |  |  | 6-ns cycle, 166 MHz |  | 85 | mA |
|  |  |  | 7.5-ns cycle, 133 MHz |  | 75 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Automatic CE Power Down Current-TTL Inputs | Max. $\mathrm{V}_{\mathrm{DD}}$, Device Deselected, $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}, \mathrm{f}=0$ |  |  | 45 | mA |

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | $\begin{aligned} & 100 \text { TQFP } \\ & \text { Max } \end{aligned}$ | $\underset{\text { Max }}{119 \text { BGA }}$ | $\begin{gathered} 165 \text { FBGA } \\ \text { Max } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} . \\ & \mathrm{V}_{\mathrm{DDQ}}=3.3 \mathrm{~V} \end{aligned}$ | 5 | 5 | 5 | pF |
| $\mathrm{C}_{\text {CLK }}$ | Clock Input Capacitance |  | 5 | 5 | 5 | pF |
| $\mathrm{C}_{1 \mathrm{O}}$ | Input/Output Capacitance |  | 5 | 7 | 7 | pF |

## Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

| Parameter | Description | Test Conditions | 100 TQFP Package | 119 BGA Package | 165 FBGA Package | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51. | 30.32 | 34.1 | 20.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction to Case) |  | 6.85 | 14.0 | 4.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## AC Test Loads and Waveforms

Figure 1. AC Test Loads and Waveforms

### 3.3V I/O Test Load



### 2.5V I/O Test Load



## Switching Characteristics

Over the Operating Range ${ }^{[14,15]}$

| Parameter | Description | -250 |  | -200 |  | -166 |  | -133 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| tpower | $\mathrm{V}_{\mathrm{DD}}$ (Typical) to the first Access ${ }^{[10]}$ | 1 |  | 1 |  | 1 |  | 1 |  | ms |
| Clock |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 4.0 |  | 5.0 |  | 6.0 |  | 7.5 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 1.7 |  | 2.0 |  | 2.5 |  | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 1.7 |  | 2.0 |  | 2.5 |  | 3.0 |  | ns |
| Output Times |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Data Output Valid After CLK Rise |  | 2.6 |  | 2.8 |  | 3.5 |  | 4.0 | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Output Hold After CLK Rise | 1.0 |  | 1.0 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {CLZ }}$ | Clock to Low-Z ${ }^{[11,12,13]}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Clock to High-Z ${ }^{\text {[11, 12, 13] }}$ |  | 2.6 |  | 2.8 |  | 3.5 |  | 4.0 | ns |
| toev | $\overline{\text { OE LOW to Output Valid }}$ |  | 2.6 |  | 2.8 |  | 3.5 |  | 4.5 | ns |
| toelz | $\overline{\mathrm{OE}}$ LOW to Output Low-Z ${ }^{[11,12,13]}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| toenz | $\overline{\mathrm{OE}}$ HIGH to Output High-Z ${ }^{[11, ~ 12, ~ 13] ~}$ |  | 2.6 |  | 2.8 |  | 3.5 |  | 4.0 | ns |
| Setup Times |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Before CLK Rise | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {ADS }}$ | $\overline{\text { ADSC }}$, $\overline{\text { ADSP }}$ Setup Before CLK Rise | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\text { ADV Setup Before CLK Rise }}$ | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}^{\text {WES }}$ | $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ Setup Before CLK Rise | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {DS }}$ | Data Input Setup Before CLK Rise | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {CES }}$ | Chip Enable Setup Before CLK Rise | 1.2 |  | 1.2 |  | 1.5 |  | 1.5 |  | ns |
| Hold Times |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | ADSP, $\overline{\text { ADSC }}$ Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {ADVH }}$ | $\overline{\text { ADV }}$ Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {WEH }}$ | $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}^{\text {, }} \overline{\mathrm{BW}}_{\mathrm{X}}$ Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Input Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {CEH }}$ | Chip Enable Hold After CLK Rise | 0.3 |  | 0.5 |  | 0.5 |  | 0.5 |  | ns |

## Notes

10. This part has an internal voltage regulator; $t_{\text {POWER }}$ is the time that the power must be supplied above $\mathrm{V}_{\mathrm{DD}}(\mathrm{min})$ initially before a read or write operation can be initiated.
11. $\mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OELZ}}$, and $\mathrm{t}_{\mathrm{OEHZ}}$ are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 11 . Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
12. At any voltage and temperature, $t_{O E H Z}$ is less than $t_{O E L Z}$ and $t_{C H Z}$ is less than $t_{C L Z}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
13. This parameter is sampled and not $100 \%$ tested.
14. Timing references level is 1.5 V when $\mathrm{V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ and is 1.25 V when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ on all data sheets.
15. Test conditions shown in (a) of "AC Test Loads and Waveforms" on page 11 unless otherwise noted.

## Switching Waveforms

Figure 2 shows read cycle timing waveforms. ${ }^{[16]}$
Figure 2. Read Cycle Timing

16. On this diagram, when $\overline{C E}$ is LOW, $\overline{C E}_{1}$ is LOW, CE 2 is HIGH , and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is $\mathrm{HIGH}, \overline{\mathrm{CE}}_{1}$ is $\mathrm{HIGH}, \mathrm{CE} 2$ is LOW , or $\overline{\mathrm{CE}}_{3}$ is HIGH .

## Switching Waveforms (continued)

Figure 3 shows write cycle timing waveforms. ${ }^{[16,17]}$
Figure 3. Write Cycle Timing


Note
17. Full width write can be initiated by either $\overline{\text { GW }}$ LOW, or by $\overline{\mathrm{GW}}$ HIGH, $\overline{\mathrm{BWE}}$ LOW, and BW LOW.

## Switching Waveforms (continued)

Figure 4 shows read/write cycle timing waveforms. ${ }^{[16, ~ 18, ~ 19] ~}$
Figure 4. Read/Write Cycle Timing


## Notes

18. The data bus (Q) remains in High-Z following a write cycle, unless a new read access is initiated by $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$
19. $\overline{\mathrm{GW}}$ is HIGH .

## Switching Waveforms (continued)

Figure 5 shows $Z Z$ mode timing waveforms. ${ }^{[20,21]}$
Figure 5. ZZ Mode Timing


[^2]
## Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

| $\begin{aligned} & \text { Speed } \\ & (\mathrm{MHz}) \end{aligned}$ | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 133 | CY7C1347G-133AXC | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Commercial |
|  | CY7C1347G-133BGC | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-133BGXC |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-133BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-133BZXC |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-133AXI | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Industrial |
|  | CY7C1347G-133BGI | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-133BGXI |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-133BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-133BZXI |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
| 166 | CY7C1347G-166AXC | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Commercial |
|  | CY7C1347G-166BGC | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-166BGXC |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-166BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-166BZXC |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-166AXI | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Industrial |
|  | CY7C1347G-166BGI | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-166BGXI |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-166BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-166BZXI |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
| 200 | CY7C1347G-200AXC | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Commercial |
|  | CY7C1347G-200BGC | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-200BGXC |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-200BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-200BZXC |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-200AXI | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Industrial |
|  | CY7C1347G-200BGI | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-200BGXI |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-200BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-200BZXI |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
| 250 | CY7C1347G-250AXC | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Commercial |
|  | CY7C1347G-250BGC | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-250BGXC |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-250BZC | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-250BZXC |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-250AXI | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Industrial |
|  | CY7C1347G-250BGI | 51-85115 | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-250BGXI |  | 119-Ball Ball Grid Array ( $14 \times 22 \times 2.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1347G-250BZI | 51-85180 | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1347G-250BZXI |  | 165-Ball Fine-Pitch Ball Grid Array ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |

## Package Diagrams

Figure 6. 100-Pin Thin Plastic Quad Flatpack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ), 51-85050


## Package Diagrams (continued)

Figure 7.119-Ball BGA (14 x $22 \times 2.4 \mathrm{~mm}$ ), 51-85115


## Package Diagrams (continued)

Figure 8. 165-Ball FBGA ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ), 51-85180

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a registered trademark of International Business Machines, Inc. All product and company names mentioned in this document may be the trademarks of their respective holders.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

## Document History Page

Document Title: CY7C1347G 4-Mbit (128K x 36) Pipelined Sync SRAM
Document Number: 38-05516

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 224364 | See ECN | RKF | New data sheet |
| *A | 276690 | See ECN | VBL | Changed TQFP package in Ordering Information section to lead-free TQFP Added comment of BG and BZ lead-free package availability |
| *B | 333625 | See ECN | SYT | Removed $225-\mathrm{MHz}$ and $100-\mathrm{MHz}$ speed grades <br> Modified Address Expansion balls in the pinouts for 100 TQFP Package as per <br> JEDEC standards and updated the Pin Definitions accordingly <br> Modified $\mathrm{V}_{\mathrm{OL}} \mathrm{V}_{\mathrm{OH}}$ test conditions <br> Replaced TBDs for $\Theta_{\mathrm{JA}}$ and $\Theta_{\mathrm{Jc}}$ to their respective values on the Thermal Resistance table <br> Changed the package name for 100 TQFP from A100RA to A101 <br> Removed comment on the availability of BG lead-free package <br> Updated the Ordering Information by shading and unshading MPNs as per availability |
| *C | 419256 | See ECN | RXU | Converted from Preliminary to Final. <br> Changed address of Cypress Semiconductor Corporation on Page \#1 from "3901 <br> North First Street" to "198 Champion Court" <br> Swapped typo $\mathrm{CE}_{2}$ and $\overline{\mathrm{CE}}_{3}$ in the Truth Table column heading on Page \#6 <br> Modified test condition from $\mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{IH}}<\mathrm{V}_{\mathrm{DD}}$. <br> Modified test condition from $V_{D D Q}<V_{D D}$ to $V_{D D Q} \leq V_{D D}$ <br> Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the <br> Electrical Characteristics Table. <br> Replaced Package Name column with Package Diagram in the Ordering Information table. <br> Replaced Package Diagram of 51-85050 from *A to *B <br> Replaced Package Diagram of 51-85180 from ** to *A <br> Updated the Ordering Information. |
| *D | 480124 | See ECN | VKN | Added the Maximum Rating for Supply Voltage on $V_{\text {DDQ }}$ Relative to GND. Updated the Ordering Information table. |
| *E | 1078184 | See ECN | VKN | Corrected write timing diagram on page 12 |


[^0]:    Note
    7. Table is only a partial listing of the byte write combinations. Any combination of $\mathrm{BW}_{\mathrm{x}}$ is valid. Appropriate write is based on which byte write is active.

[^1]:    Notes
    8. Overshoot: $\mathrm{V}_{\mathrm{IH}}(\mathrm{AC})<\mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ). Undershoot: $\mathrm{V}_{\mathrm{IL}}(\mathrm{AC})>-2 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ).
    9. $T_{\text {Power-up: }}$ assumes a linear ramp from $0 V$ to $V_{D D}(\mathrm{~min})$ within 200 ms . During this time $V_{I H}<\mathrm{V}_{D D}$ and $V_{D D Q} \leq V_{D D}$.

[^2]:    Notes
    20. Device must be deselected when entering ZZ mode. See "Truth Table" on page 8 for all possible signal conditions to deselect the device. 21. DQs are in high- $Z$ when exiting $Z Z$ sleep mode.

