

54AC/74AC160 • 54ACT/74ACT160

54AC/74AC162 • 54ACT/74ACT162

Synchronous Presetable BCD Decade Counter


Description

The 'AC/'ACT160 and 'AC/'ACT162 are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presetable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/'ACT160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'AC/'ACT162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 120 MHz
- Outputs Source/Sink 24 mA
- 'ACT160 and 'ACT162 have TTL-Compatible Inputs

Ordering Code: See Section 6

Logic Symbol




- * $\overline{MR}$ for '160
- * $\overline{SR}$ for '162


Pin Names

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
$\overline{MR}$ ('160)	Asynchronous Master Reset Input
$\overline{SR}$ ('162)	Synchronous Reset Input
P ₀ - P ₃	Parallel Data Inputs
$\overline{PE}$	Parallel Enable Input
Q ₀ - Q ₃	Flip-Flop Outputs
TC	Terminal Count Output

Connection Diagrams



Pin Assignment for DIP, Flatpak and SOIC



Pin Assignment for LCC

- * $\overline{MR}$ for '160
- * $\overline{SR}$ for '162

Functional Description

The 'AC/ACT160 and 'AC/ACT162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('160), synchronous reset ('162), parallel load, count-up and hold. Five control inputs—Master Reset ($\overline{MR}$, '160), Synchronous Reset ($\overline{SR}$, '162), Parallel Enable ($\overline{PE}$), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{MR}$ overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on $\overline{SR}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{PE}$ overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{PE}$ and $\overline{MR}$ ('160) or $\overline{SR}$ ('162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'AC/ACT160 and 'AC/ACT162 use D-type edge-triggered flip-flops and changing the $\overline{SR}$, $\overline{PE}$, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the 'AC/ACT160 and 'AC/ACT162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations: Count Enable = $CEP \cdot CET \cdot \overline{PE}$
 $TC = Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot Q_3 \cdot CET$

Mode Select Table

* $\overline{SR}$	$\overline{PE}$	CET	CEP	Action on the Rising Clock Edge (J)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ($P_n \rightarrow Q_n$)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)


*For '162 only

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

State Diagram



Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I_{CC}	Maximum Quiescent Supply Current	160	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC}/Input ('ACT160/162)	1.6	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A = \text{Worst Case}$

AC Characteristics

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
fmax	Maximum Count Frequency	3.3 5.0		87 118					MHz	3-3	
tPLH	Propagation Delay CP to Qn (PE Input HIGH)	3.3 5.0		7.5 5.5					ns	3-6	
tPHL	Propagation Delay CP to Qn (PE Input HIGH)	3.3 5.0		8.5 6.0					ns	3-6	
tPLH	Propagation Delay CP to Qn (PE Input LOW)	3.3 5.0		9.5 7.0					ns	3-6	
tPHL	Propagation Delay CP to Qn (PE Input LOW)	3.3 5.0		9.5 7.0					ns	3-6	
tPLH	Propagation Delay CP to TC	3.3 5.0		9.5 7.0					ns	3-6	
tPHL	Propagation Delay CP to TC	3.3 5.0		11.0 8.0					ns	3-6	
tPLH	Propagation Delay CET to TC	3.3 5.0		7.5 5.5					ns	3-6	
tPHL	Propagation Delay CET to TC	3.3 5.0		8.5 6.0					ns	3-6	
tPLH	Propagation Delay MR to Qn ('AC160)	3.3 5.0		8.5 6.0					ns	3-6	
tPHL	Propagation Delay MR to Qn ('AC160)	3.3 5.0		8.5 6.0					ns	3-6	

*Voltage Range 3.3 is 3.0 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74AC	54AC	74AC	Units	Fig. No.
			TA = + 25°C CL = 50 pF	TA = - 55°C to + 125°C CL = 50 pF	TA = - 40°C to + 85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Pn to CP	3.3 5.0	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW Pn to CP	3.3 5.0	- 7.0 - 5.0			ns	3-9
ts	Setup Time, HIGH or LOW PE or SR to CP	3.3 3.3	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW PE or SR to CP	3.3 5.0	- 7.5 - 5.5			ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	- 4.5 - 3.0			ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
tw	MR Pulse Width, LOW (AC160)	3.3 5.0	4.5 3.0			ns	3-6
trec	Recovery Time MR to CP (AC160)	3.3 5.0	0 0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Characteristics

AC Characteristics											
Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
fmax	Maximum Count Frequency	5.0	118							MHz	3-3
tPLH	Propagation Delay CP to Qn (PE Input HIGH)	5.0	5.5							ns	3-6
tPHL	Propagation Delay CP to Qn (PE Input HIGH)	5.0	6.0							ns	3-6
tPLH	Propagation Delay CP to Qn (PE Input LOW)	5.0	7.0							ns	3-6
tPHL	Propagation Delay CP to Qn (PE Input LOW)	5.0	7.0							ns	3-6
tPLH	Propagation Delay CP to TC	5.0	7.0							ns	3-6
tPHL	Propagation Delay CP to TC	5.0	8.0							ns	3-6
tPLH	Propagation Delay CET to TC	5.0	5.5							ns	3-6
tPHL	Propagation Delay CET to TC	5.0	6.0							ns	3-6
tPLH	Propagation Delay MR to Qn ('ACT160)	5.0	6.0							ns	3-6
tPHL	Propagation Delay MR to Qn ('ACT160)	5.0	6.0							ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT		54ACT	74ACT	Units	Fig. No.
			TA = + 25°C CL = 50 pF		TA = - 55°C to + 125°C CL = 50 pF	TA = - 40°C to + 85°C CL = 50 pF		
			Typ	Guaranteed Minimum				
ts	Setup Time, HIGH or LOW Pn to CP	5.0	4.0				ns	3-9
th	Hold Time, HIGH or LOW Pn to CP	5.0	- 5.0				ns	3-9
ts	Setup Time, HIGH or LOW PE or SR to CP ('ACT162)	5.0	4.0				ns	3-9
th	Hold Time, HIGH or LOW PE or SR to CP ('ACT162)	5.0	- 5.5				ns	3-9
ts	Setup Time, HIGH OR LOW PE or MR to CP ('ACT160)	5.0	4.0				ns	3-9
th	Hold Time, HIGH or LOW PE or MR to CP ('ACT160)	5.0	- 5.5				ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5				ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	- 3.0				ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0				ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0				ns	3-6
tw	MR Pulse Width, LOW (ACT160)	5.0	3.0				ns	3-6
trec	Recovery Time MR to CP ('ACT160)	5.0	0				ns	3-9

*Voltage Range 5.0 Is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
CIN	Input Capacitance	4.5	pF	Vcc = 5.5 V
CPD	Power Dissipation Capacitance		pF	Vcc = 5.5 V