

NN51V4260A series Fast Page Mode CMOS 256K × 16bit Dynamic RAM

NPNX

DESCRIPTION

The NN51V4260A series is a high performance CMOS Dynamic Random Access Memory organized as 262,144 words by 16 bits. The NN51V4260A series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN51V4260A series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by $\overline{\text{CAS}}$ which, in essence, acts as an output enable independent of $\overline{\text{RAS}}$ with very fast $\overline{\text{CAS}}$ to output access time.

Refresh is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during a 8 ms period.

Multiplexed address inputs permit The NN51V4260A series to be packaged in a standard 40-pin plastic SOJ, 44-pin plastic TSOP TYPEII. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 3.3V $\pm 10\%$ tolerance and direct interface with high performance TTL logic families.

FEATURES


- 262,144 × 16 bit Organization
- Single 3.3V $\pm 10\%$ Power Supply
- Performance Ranges

Parameter	-40	-45	-50	-60
Max. $\overline{\text{RAS}}$ Access Time (t_{RAC})	40ns	45ns	50ns	60ns
Max. $\overline{\text{CAS}}$ Access Time (t_{CAC})	12ns	15ns	15ns	15ns
Max. Column Address Access Time (t_{AA})	20ns	25ns	27ns	30ns
Min. Read/Write Cycle Time (t_{RC})	70ns	80ns	90ns	110ns


- Fast Page Mode Operation
- Separate $\overline{\text{CAS}}$ ($\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$) for Byte Selection
- Byte Read/Write Mode Operation
- Low Power Operation
 - Low Standby Current (CMOS level inputs)
 - Standard 1mA
 - L version 100 μ A
- 512 Refresh Cycles
 - Standard distributed across 8ms
 - L version distributed across 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
 - $\overline{\text{RAS}}$ only
 - $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$
 - Hidden Refresh
- High Reliability Package
 - Plastic 40pin SOJ (P40SJ-2B)
 - Plastic 44pin TSOP TYPEII (P44/40TP-3B)
 - (P44/40TP-3B-L)

■ 9005650 0001305 T56 ■

PIN CONFIGURATION (TOP VIEW)



40-pin SOJ (400mil)
P40SJ-2B




40/44-pin TSOP TYPE (II)
(400mil)
P44/40TP-3B
P44/40TP-3B-L

PIN NAMES

A0~A8	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe Upper Byte Control
LCAS	Column Address Strobe Lower Byte Control
OE	Output Enable
I/O1~I/O16	Data-In / Data-out
WE	Write Enable
V _{CC}	+3.3V Supply
V _{SS}	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V_{SS}	V_{in}, V_{out}	-0.5 to 4.6	V
Voltage on V_{CC} Relative to V_{SS}	V_{CC}	-0.5 to 4.6	V
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Power Dissipation	P_d	1.0	W
Ambient Operating Temperature	T_a	0 to +70	°C
Short Circuit Output Current	I_{out}	20	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	Supply Voltage	3.0	3.3	3.6	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage, All Inputs	2.0	—	$V_{CC}+0.3$	V
V_{IL}	Input Low Voltage, All Inputs	-0.3	—	0.8	V

Note: All voltage values in this data sheet are with respect to V_{SS} unless otherwise specified.

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{CC} = 3.3V ±10%)

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I _{CC1}	Operating Current	-40 -45 -50 -60		125 120 110 90	mA mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling	1, 2
I _{CC2}	Standby Current			1.0	mA	RAS = CAS ≥ (V _{CC} - 0.2V)	
				2.0	mA	RAS = CAS ≥ V _{IH}	
	Standby Current (L version)			100	μA	RAS = CAS ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC3}	Refresh Current (RAS only refresh)	-40 -45 -50 -60		125 120 110 90	mA mA mA mA	t _{RC} = t _{RC} (min.) RAS cycling, CAS = V _{IH}	1
I _{CC4}	Fast Page Mode Current	-40 -45 -50 -60		65 60 55 55	mA mA mA mA	t _{PC} = t _{PC} (min.) RAS = V _{IL} CAS, Address cycling	1, 2
I _{CC5}	Refresh Current (CAS before RAS refresh)	-40 -45 -50 -60		125 120 110 90	mA mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS cycling	1
I _{CC6}	Refresh Current (L version : CAS before RAS refresh)			150	μA	.512 cycles / 128ms t _{RAS} ≤ 200ns, WE ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC7}	Self Refresh Mode Current (L version)			150	μA	RAS = CAS ≤ (V _{SS} + 0.2V) All other input high levels are (V _{CC} - 0.2V) or input low levels are (V _{SS} + 0.2V)	
I _{IL1}	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V _{IH} ≤ 3.6V, Others = 0V	
I _{LO1}	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V _{IH} (min.), CAS ≥ V _{IH} (min.) 0V ≤ V _{OUT} ≤ 3.6V	
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -2.0 mA	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 2.0 mA	

Notes: 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.

2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{CC} = 3.3V ±10%, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN1}	Address(A0 ~ A8)	—	5	pF
C _{IN2}	RAS, UCAS, LCAS, WE, OE	—	5	pF
C _{OUT}	I/O1 ~ I/O16	—	7	pF

9005650 0001308 765

A.C. ELECTRICAL CHARACTERISTICS

Test conditions : $V_{IH} / V_{IL} = 2.4V / 0.8V$ $V_{OH} / V_{OL} = 2.0V / 0.8V$ output loading $C_L = 50pF + 1TTL$

Operating conditions : ($0^\circ C \leq T_a \leq 70^\circ C$, $V_{CC} = 3.3V \pm 10\%$, $V_{SS} = 0V$) (NOTES 3, 4, 5)

NO.	NOTES		PARAMETER	-40		-45		-50		-60		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t_{CL1QV}	t_{CAC}	Access Time from CAS	—	12	—	15	—	15	—	15	ns	6,13
2	t_{CH2QV}	t_{CPA}	Access Time from CAS Precharge	—	28	—	30	—	32	—	35	ns	13,14
3	t_{AVQV}	t_{AA}	Access Time from Column Address	—	20	—	25	—	27	—	30	ns	7,13
4	t_{RL1QV}	t_{RAC}	Access Time from RAS	—	40	—	45	—	50	—	60	ns	6,7
5	t_{RL1CH1}	t_{CSH}	CAS Hold Time	40	—	45	—	50	—	60	—	ns	
6	t_{RL1CH1}	t_{CHR}	CAS Hold Time (CAS before RAS Refresh)	8	—	8	—	8	—	10	—	ns	
7	t_{RL1CX}	t_{CHS}	CAS Precharge Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	ns	
8	t_{CH2CL2}	t_{CPN}	CAS Precharge Time (CAS before RAS Refresh)	10	—	10	—	10	—	10	—	ns	
9	t_{CH2CL2}	t_{CP}	CAS Precharge Time (Fast Page Mode)	5	—	5	—	5	—	5	—	ns	14
10	t_{CL1CH1}	t_{CAS}	CAS Pulse Width	12	100K	13	100K	13	100K	15	100K	ns	
11	t_{CL1RL2}	t_{CSR}	CAS Setup Time (CAS before RAS Refresh)	5	—	5	—	5	—	5	—	ns	
12	t_{CL1QX}	t_{CLZ}	CAS to Output in Low-Z	0	—	0	—	0	—	0	—	ns	8
13	t_{CH2RL2}	t_{CRP}	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	ns	
14	t_{CL1WL2}	t_{CWD}	CAS to WE Delay Time	32	—	35	—	35	—	35	—	ns	11
15	t_{CL1AX}	t_{CAH}	Column Address Hold Time	5	—	8	—	8	—	10	—	ns	
16	t_{RL1AX}	t_{AR}	Column Address Hold Time Referenced to RAS	30	—	30	—	35	—	40	—	ns	
17	t_{AVCL2}	t_{ASC}	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	14
18	t_{AVRH1}	t_{RAL}	Column Address to RAS Lead Time	20	—	22	—	24	—	30	—	ns	
19	t_{AVWL2}	t_{AWD}	Column Address to WE Delay Time	38	—	48	—	50	—	50	—	ns	11
20	t_{CL1DX} t_{WL1DX}	t_{DH}	Data Hold Time	5	—	8	—	8	—	10	—	ns	12
21	t_{DVCL2} t_{DVWL2}	t_{DS}	Data Setup Time	0	—	0	—	0	—	0	—	ns	12
22	t_{OL1QV}	t_{OEA}	$\overline{OE}$ Access Time	—	12	—	13	—	15	—	15	ns	
23	t_{WL1OL2}	t_{OEh}	$\overline{OE}$ Command Hold Time	8	—	8	—	8	—	10	—	ns	
24	t_{CH2QV}	t_{OED}	$\overline{OE}$ to Data Delay Time	6	—	7	—	8	—	10	—	ns	
25	t_{CH2QZ}	t_{OFF}	Output Buffer Turn-off Delay Time	0	10	0	13	0	13	0	15	ns	10
26	t_{OH2QX}	t_{OEZ}	Output Buffer Turn-off Delay Time Referenced to $\overline{OE}$	0	8	0	10	0	10	0	15	ns	
27	t_{CL1RH1}	t_{RSH}	RAS Hold Time	12	—	13	—	13	—	15	—	ns	
28	t_{OL1RH1}	t_{ROH}	RAS Hold Time Referenced to $\overline{OE}$	8	—	8	—	8	—	10	—	ns	
29	t_{RH2RL2}	t_{RP}	RAS Precharge Time	25	—	25	—	25	—	30	—	ns	
30	t_{RH2RL2}	t_{RPS}	RAS Precharge Time (Self Refresh Mode)	70	—	80	—	90	—	110	—	ns	
31	t_{RL1RH1}	t_{RAS}	RAS Pulse Width	40	100K	45	100K	50	100K	60	100K	ns	
32	t_{RL1RH1}	t_{RASP}	RAS Pulse Width (Fast Page Mode)	40	100K	45	100K	50	100K	60	100K	ns	
33	t_{RL1RH1}	t_{RASS}	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	μs	
34	t_{RL1CL1}	t_{RCD}	RAS to CAS Delay Time	12	28	13	30	13	35	13	45	ns	6
35	t_{RH2CL2}	t_{RPC}	RAS to CAS Precharge Time	10	—	10	—	10	—	10	—	ns	

9005650 0001309 6T1


NO.	SYMBOL		PARAMETER	-40		-45		-50		-60		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t_{RL1AV}	t_{RAD}	RAS to Column Address Delay Time	10	19	11	20	11	23	11	30	ns	7
37	t_{RL1WL2}	t_{RWD}	RAS to WE Delay Time	58	—	75	—	80	—	85	—	ns	11
38	t_{CH2WL2}	t_{RCH}	Read Command Hold Time	0	—	0	—	0	—	0	—	ns	9
39	t_{RH2WL2}	t_{RRH}	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	ns	9
40	t_{WH2CL2}	t_{RCS}	Random Command Setup Time	0	—	0	—	0	—	0	—	ns	
41	t_{RL2RL2}	t_{RC}	Random Read or Write Cycle Time	70	—	80	—	90	—	110	—	ns	
42	t_{CL2CL2}	t_{PC}	Read or Write Cycle Time (Fast Page Mode)	23	—	30	—	33	—	40	—	ns	13,14
43	t_{RL2RL2}	t_{RMW}	Read-Modify-Write Cycle Time	115	—	120	—	125	—	135	—	ns	
44	t_{CL2CL2}	t_{PRMW}	Read-Modify-Write Cycle Time (Fast Page Mode)	55	—	57	—	57	—	66	—	ns	13,14
45	t_{REF}	t_{REF}	Refresh Period	—	8	—	8	—	8	—	8	ms	15
46	t_{RL1AX}	t_{RAH}	Row Address Hold Time	7	—	8	—	8	—	8	—	ns	
47	t_{AVRL2}	t_{ASR}	Row Address Setup Time	0	—	0	—	0	—	0	—	ns	
48	t_T	t_T	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	ns	4,5
49	t_{CL1WH1}	t_{WCH}	Write Command Hold Time	5	—	8	—	8	—	10	—	ns	
50	t_{WL1WH1}	t_{WPH}	Write Command Pulse Width	5	—	8	—	8	—	10	—	ns	
51	t_{WL1CL2}	t_{WCS}	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	11
52	t_{WL1CH1}	t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	12	—	13	—	13	—	15	—	ns	
53	t_{WL1RH1}	t_{RWL}	Write Command to RAS Lead Time	12	—	13	—	13	—	15	—	ns	

Notes:

- Eight Initialization Cycles are required following a 200 μ s pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, $\overline{CAS}$ before RAS refresh Cycles.
- AC measurements assume $t_T=3ns$.
- $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation within the $t_{RCD}(max.)$ limit ensures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(max.)$ limit ensures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .
- Assumes three state test load (500 ohm to 1.4V Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- $t_{OFF}(max.)$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(min.)$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(min.)$, $t_{CWD} \geq t_{CWD}(min.)$ and $t_{AWD} \geq t_{AWD}(min.)$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to $\overline{CAS}$ leading edge in early write cycles and to $\overline{WE}$ leading edge in read-modify-write cycles.
- Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
- $t_{ASC} \geq t_{CP}$ to achieve $t_{PC}(min.)$ and $t_{CPA}(max.)$ values.
- $t_{REF}=128msec$ for Long Refresh version (L version).


9005650 0001310 313

WORD READ CYCLE




9005650 0001311 25T

BYTE READ CYCLE




9005650 0001312 196

WORD WRITE CYCLE (EARLY WRITE)




9005650 0001313 022

BYTE WRITE CYCLE (EARLY WRITE)




9005650 0001314 T69

WORD WRITE CYCLE ($\overline{\text{OE}}$ -CONTROLLED WRITE)




9005650 0001315 9T5

BYTE WRITE CYCLE ($\overline{OE}$ -CONTROLLED WRITE)




9005650 0001316 831

WORD READ-MODIFY-WRITE CYCLE




9005650 0001317 778

BYTE READ-MODIFY-WRITE CYCLE




9005650 0001318 604

FAST PAGE MODE EARLY WORD WRITE CYCLE



9005650 0001321 1T9

FAST PAGE MODE EARLY BYTE WRITE CYCLE




9005650 0001322 035

NPNX


510



RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




9005650 0001325 844

HIDDEN REFRESH CYCLE (WORD READ)




9005650 0001326 780

HIDDEN REFRESH CYCLE (BYTE READ)




9005650 0001327 617

HIDDEN REFRESH CYCLE (EARLY WORD WRITE)




9005650 0001328 553

HIDDEN REFRESH CYCLE (EARLY BYTE WRITE)



9005650 0001329 49T

SELF REFRESH MODE



Note: $\overline{WE}$, $\overline{OE}$ = Don't care.

: High or Low

■ The NN51V4260AL version has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN51V4260AL Self Refresh Mode is entered by using $\overline{CAS}$ before $\overline{RAS}$ cycle and holding $\overline{RAS}$ and $\overline{CAS}$ signal "low" longer than 300 μ s.

b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding $\overline{RAS}$ "low" after entering the Self Refresh Mode. It does not depend on $\overline{CAS}$ being "high" or "low" after entering the Self Refresh Mode to continue the Self Refresh Mode.

c. Exiting the Self Refresh Mode:

The NN51V4260AL exits the Self Refresh Mode when the $\overline{RAS}$ signal is brought "high".

■ 9005650 0001330 101 ■

ORDERING INFORMATION

NN51V4260AXX(X) - XX

<u>SPEED</u>	40 : 40ns 45 : 45ns 50 : 50ns 60 : 60ns
<u>PACKAGE</u>	J : Plastic SOJ TT : Plastic TSOP TYPEII
<u>VERSION</u>	BLANK : Standard Version L : Long Refresh Version 128ms Refresh
<u>DESIGN CODE</u>	A : NN51V4260A series
<u>MODE</u>	4260 : Fast Page 2CAS ,256K x 16 ,512refresh cycle
<u>POWER SUPPLY</u>	V : 3.3V Version

■ 9005650 0001331 048 ■
