

## 1/4 DUTY LCD DRIVER

### ■ GENERAL DESCRIPTION

The NJU6433B is a 1/4 duty LCD driver for segment type LCD panel.

The LCD driver consists of 4-common and 50-segment drives up to 200 segments.

The NJU6433B is useful for the digital tuning system or others segment type display driver.


### ■ PACKAGE OUTLINE



NJU6433BFG1



NJU6433BFH1




NJU6433BC/BCH

### ■ FEATURES


- 50 Segment Drivers
- Duty Ratio 1/4 (Up to 200-Segments)
- Serial Data Transmission (Shift Clock 2MHz max.)
- Oscillation Circuit On-chip (External Resistance Required)
- Display Off Function (INHb Terminal)
- Operating Voltage 2.4 to 5.5V
- LCD Driving Voltage 6.5V Max.
- Package Outline Bump Chip, Chip, QFP 64-G1, QFP64-H1
- C-MOS Technology

### ■ BLOCK DIAGRAM





## ■ PIN CONFIGURATION



## ■ TERMINAL DESCRIPTION

No.	SYMBOL	FUNCTION
1~50	SEG <sub>1</sub> ~SEG <sub>50</sub>	LCD Segment Output Terminals
51	OSC <sub>1</sub>	Oscillation Terminals : External resistance is connected to these terminals.
52	OSC <sub>2</sub>	
53	V <sub>DD</sub>	Power Supply (+5V)
54	V <sub>SS</sub>	Power Supply (0V)
55	V <sub>LCD</sub>	Power Supply for LCD Driving The relation : $1.3V_{DD} \geq  V_{DD} - V_{LCD} $ , $V_{SS} \geq V_{LCD}$ must be maintained.
56	CE	Chip Enable Signal Input Terminal : "H" : LCD display data and mode setting data input "L" : Disable Fall Edge : LCD display data latch
57	SCL	Serial Data Transmission Clock Input Terminal : LCD display and Mode setting data are input synchronized SCL clock signal rise edge.
58	DATA	Serial Data Input Terminal Data input timing : SCL clock rise edge
59	MODE	Data or Mode Select Terminal "H" : Data input mode "L" : LCD display data input mode (Refer the mode setting table for mode setting contents)
60	INHb	Display-Off Control Terminal : When display goes to off, the display data in the shift-register is retained. "H" : Display-On "L" : Display-Off
61~64	COM <sub>4</sub> ~COM <sub>1</sub>	LCD Common Output Terminals

## ■ FUNCTIONAL DESCRIPTION

### (1) Operation of each block

#### (1-1) Oscillation Circuit

The oscillation circuit operate by connecting external resistance (capacitance is incorporated). This circuit provides the clock signal to both common and segment drivers.

#### (1-2) Divider Circuit

This circuit divides the oscillating signal to generate the common and segment timing.

#### (1-3) Shift-Register

When the CE terminal is "H" (Enable mode), the display data is transferred to the shift-register synchronized by the shift clock on the SCL terminal.

#### (1-4) Latch Circuit and Segment Driver

When the CE signal falling, the display data is latched, and the data controls the segment signal of display-on/off.

### (2) Data Input Format

#### (2-1) Input Data Correspond to Segment Status


The "H" input data correspond to segment "ON" and "L" correspond to "OFF".

Data Dxxx	Segment Status
"H"	ON
"L"	OFF


(2-2) Write to Shift-register

Write to shift-register performs Mode setting data writing and LCD display data writing.


Example 1 (Mode 1): Write to Shift-register 1 (1 to 50-bit)




Example 2 (Mode 2): Write to Shift-register 2 (51 to 100-bit)




Example 3 (Mode 3): Write to Shift-register 3 (101 to 150-bit)



Example 4 (Mode 4): Write to Shift-register 4 (151 to 200-bit)




Example 5 (Mode 5): Write to Shift-register 5 (1 to 200-bit)



## (2-3) Mode Setting

Transfer register selection and all clear of the shift register are performed by writing 4-bit code shown below to the decoder in CE = "H" and MODE = "H" state.

<Input Timing Chart>



<Mode Setting Table>

CE Terminal	MODE Terminal	DATA Terminal	MODE # Data (HEX)	Mode Set Up
		D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		
"H"	"H"	0 0 0 1	(01 <sub>H</sub> )	Select the shift-register 1
		0 0 1 0	(02 <sub>H</sub> )	Select the shift-register 2
		0 0 1 1	(03 <sub>H</sub> )	Select the shift-register 3
		0 1 0 0	(04 <sub>H</sub> )	Select the shift-register 4
		0 1 0 1	(05 <sub>H</sub> )	Select the all shift-register (1 to 4)
		1 1 1 1	(0F <sub>H</sub> )	All shift-register is "L"

Note) The internal decoder is data through type. Therefore, the 8 bits data also can write though only 4 bits data from the CE falling are validated.



# NJU6433B

www.DataSheet4U.com

(2-5) Display Data Correspond to Segment and Common Terminals

Mode	Data	Segment	COM <sub>1</sub>	COM <sub>2</sub>	COM <sub>3</sub>	COM <sub>4</sub>	Data Block
Mode 1	D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub>	SEG <sub>1</sub>	○	○	○	○	Data Block 1
	D <sub>5</sub> D <sub>6</sub> D <sub>7</sub> D <sub>8</sub>	SEG <sub>2</sub>	○	○	○	○	
	⋮	⋮	⋮	⋮	⋮	⋮	
	D <sub>45</sub> D <sub>46</sub> D <sub>47</sub> D <sub>48</sub>	SEG <sub>12</sub>	○	○	○	○	
	D <sub>49</sub> D <sub>50</sub>	SEG <sub>13</sub>	○	○			
Mode 2	D <sub>51</sub> D <sub>52</sub>	SEG <sub>13</sub>			○	○	Data Block 2
	D <sub>53</sub> D <sub>54</sub> D <sub>55</sub> D <sub>56</sub>	SEG <sub>14</sub>	○	○	○	○	
	⋮	⋮	⋮	⋮	⋮	⋮	
	D <sub>97</sub> D <sub>98</sub> D <sub>99</sub> D <sub>100</sub>	SEG <sub>25</sub>	○	○	○	○	
	D <sub>101</sub> D <sub>102</sub> D <sub>103</sub> D <sub>104</sub>	SEG <sub>26</sub>	○	○	○	○	
Mode 3	D <sub>105</sub> D <sub>106</sub> D <sub>107</sub> D <sub>108</sub>	SEG <sub>27</sub>	○	○	○	○	Data Block 3
	⋮	⋮	⋮	⋮	⋮	⋮	
	D <sub>145</sub> D <sub>146</sub> D <sub>147</sub> D <sub>148</sub>	SEG <sub>37</sub>	○	○	○	○	
	D <sub>149</sub> D <sub>150</sub>	SEG <sub>38</sub>	○	○			
	D <sub>151</sub> D <sub>152</sub>	SEG <sub>38</sub>			○	○	
D <sub>153</sub> D <sub>154</sub> D <sub>155</sub> D <sub>156</sub>	SEG <sub>39</sub>	○	○	○	○		
⋮	⋮	⋮	⋮	⋮	⋮		
D <sub>197</sub> D <sub>198</sub> D <sub>199</sub> D <sub>200</sub>	SEG <sub>50</sub>	○	○	○	○		



## ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT	NOTE
Operating Voltage (1)	$V_{DD}$	-0.3~+7.0	V	
Operating Voltage (2)	$V_{LCD}$	$V_{DD}-6.5\sim V_{SS}$	V	1
Input Voltage (1)	$V_{1(1)}$	-0.3~+7.0	V	2
Input Voltage (2)	$V_{1(2)}$	-0.3~ $V_{DD}+0.3$	V	3
Output Voltage	$V_O$	-0.3~ $V_{DD}+0.3$	V	3
Output Current (1)	$I_{O(1)}$	100	uA	4
Output Current (2)	$I_{O(2)}$	1.0	mA	5
Power Dissipation	$P_D$	300	mW	
Operating Temperature	$T_{opr}$	-30~+85	°C	
Storage Temperature	$T_{stg}$	-40~+125	°C	

Note 1)  $V_{DD} \times 1.3 \geq |V_{DD}-V_{LCD}|$ ,  $V_{SS} \geq V_{LCD}$

Note 2) CE, SCL, DATA, MODE, INHb Terminals

Note 3) OSC<sub>1</sub>, OSC<sub>2</sub> Terminals

Note 4) SEG<sub>1</sub>~SEG<sub>50</sub> Terminals

Note 5) COM<sub>1</sub>~COM<sub>4</sub> Terminals

## ■ ELECTRICAL CHARACTERISTICS


### • DC Characteristics

( $T_a = 25^\circ\text{C}$ ,  $V_{DD}=5.0\text{V}$ ,  $V_{SS}=0\text{V}$ ,  $V_{LCD}=V_{DD}-6.5\text{V}$ )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NO TE	
Operating Voltage (1)	$V_{DD}$	$V_{DD}$ Terminal	2.4	5.0	5.5	V		
Operating Voltage (2)	$V_{LCD}$	$V_{LCD}$ Terminal	$V_{SS}$		$V_{DD}-6.5$	V	1	
"H" Input Voltage	$V_{IH}$	CE, SCL, DATA, MODE, INHb	$0.7V_{DD}$		$V_{DD}$	V		
"L" Input Voltage	$V_{IL}$		$V_{SS}$		$0.3V_{DD}$	V		
"H" Input Current	$I_{IH}$	CE, SCL, DATA, MODE, INHb	$V_1=V_{DD}$		5	uA		
"L" Input Current	$I_{IL}$		$V_1=V_{SS}$		5	uA		
"H" Output Voltage (1)	$V_{OH(1)}$	SEG <sub>1</sub> ~SEG <sub>50</sub>	$I_O=-10\text{uA}$	$V_{DD}-1.0$		V		
"L" Output Voltage (1)	$V_{OL(1)}$		$I_O=+10\text{uA}$			$V_{LCD}+1.0$	V	
Middle Level Voltage 1/3(1)	$V_{MS1/3}$	SEG <sub>1</sub> ~SEG <sub>50</sub>	$I_O=\pm 10\text{uA}$	$V_1-1.0$	$V_1$	$V_1+1.0$	V	2
Middle Level Voltage 2/3(1)	$V_{MS2/3}$		$I_O=\pm 10\text{uA}$	$V_2-1.0$	$V_2$	$V_2+1.0$	V	
"H" Output Voltage (2)	$V_{OH(2)}$	COM <sub>1</sub> ~COM <sub>4</sub>	$I_O=-100\text{uA}$	$V_{DD}-0.6$		V		
"L" Output Voltage (2)	$V_{OL(2)}$		$I_O=+100\text{uA}$			$V_{LCD}+0.6$	V	
Middle Level Voltage 1/3(2)	$V_{MC1/3}$	COM <sub>1</sub> ~COM <sub>4</sub>	$I_O=\pm 100\text{uA}$	$V_1-0.6$	$V_1$	$V_1+0.6$	V	2
Middle Level Voltage 2/3(2)	$V_{MC2/3}$		$I_O=\pm 100\text{uA}$	$V_2-0.6$	$V_2$	$V_2+0.6$	V	
Oscillating Frequency Range	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub> Terminals	25		200	kHz		
Oscillating Frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub> , R=140kΩ	115	130	145	kHz		
Operating Current (1)	$I_{DD}$	$V_{DD}$ Terminal		50	80	uA		
Operating Current (2)	$I_{LCD}$	$V_{LCD}$ Terminal		15	25	uA		
Hysteresis Voltage	$V_H$	CE, SCL, DATA, MODE, INHb	0.3			V		

Note 1) The relation :  $V_{DD} \times 1.3 \geq |V_{DD}-V_{LCD}|$ ,  $V_{SS} \geq V_{LCD}$  must be maintained.

Note 2)  $V_1=1/3|V_{DD}-V_{LCD}|$ ,  $V_2=2/3|V_{DD}-V_{LCD}|$



# NJU6433B


www.DataSheet4U.com

( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ ,  $V_{SS} = 0\text{V}$ ,  $V_{LCD} = V_{DD} - 6.5\text{V}$ )


## AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
"L" Clock Pulse Width	$t_{WCLL}$	SCL	0.25			US
"H" Clock Pulse Width	$t_{WCLH}$	SCL	0.25			US
DATA Set-up Time	$t_{DS}$	SCL, DATA	0.25			US
DATA Hold Time	$t_{DH}$	SCL, DATA	0.25			US
CE Set-up Time	$t_{SCE}$	CE, DATA	1.0			US
CE Hold Time (1)	$t_{HDCE}$	CE, DATA	1.0			US
CE Hold Time (2)	$t_{HCLE}$	CE, SCL T	1.25			US
MODE Set-up Time	$t_{SMD}$	MODE, CE	0.25			US
MODE Hold Time	$t_{HMD}$	MODE, CE	0.25			US
"L" Chip Enable Pulse Width	$t_{WCEL}$	CE	4.0			US
Power Supply Rise Time	$t_{rDD}$	$V_{DD}$	0.1		10	ms
Power Supply OFF Time	$t_{OFF}$	$V_{DD}$	1			ms

## Input Timing Characteristics




• LCD Driving Waveform(1/4DUTY · 1/3BIAS)



# NJU6433B

www.DataSheet4U.com

## APPLICATION CIRCUIT



- Note) The internal display data is undefined when  $V_{DD}$  is just turned on. To avoid the meaningless display, please keep the INHb terminal at "L" until proper display data has been transferred. In order to set the initial condition, 200-bit blank data or the first 200-bit data to be displayed should be transferred.

**[CAUTION]**  
 The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.