



High Speed 8-Bit TTL A/D Converter

T-51-10-08 **AD9012**

FEATURES

100MSPS Encode Rate
Very Low Input Capacitance – 16pF
Low Power – 1W
TTL Compatible Outputs
MIL-STD-883 Compliant Versions Available

APPLICATIONS

Radar Guidance
Digital Oscilloscopes/ATE Equipment
Laser/Radar Warning Receivers
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)
Communication/Signal Intelligence


GENERAL DESCRIPTION

The AD9012 is an 8-bit, ultrahigh speed, analog-to-digital converter. The AD9012 is fabricated in an advanced bipolar process, which allows operation at sampling rates up to 100 megasamples/second. Functionally, the AD9012 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the TTL compatible output latches.

The exceptionally wide large signal analog input bandwidth of 160MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9012 allows very accurate acquisition of high speed pulse inputs without an external track-and-hold. The comparator output decoding scheme minimizes false codes, which is critical to high speed linearity.

The AD9012 is available in two grades, one with 0.5LSB linearity and one with 0.75LSB linearity. Both versions are offered in an industrial grade, –25°C to +85°C, packaged in a 28-pin DIP

FUNCTIONAL BLOCK DIAGRAM



2

and a 28-pin PLCC. The military temperature range devices, –55°C to +125°C, are available in ceramic DIP and LCC packages and are compliant to MIL-STD-883 Class B.

The AD9012 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9012/883B data sheet for detailed specifications.

AD9012—SPECIFICATIONS

T-51-10-08

ABSOLUTE MAXIMUM RATINGS¹

Positive Supply Voltage (+V _S) +6V
Analog to Digital Supply Voltage Differential (–V _S) 0.5V
Negative Supply Voltage (–V _S) –6V
Analog Input Voltage –V _S to +0.5V
ENCODE Input Voltage –0.5V to +5V
OVERFLOW INH Input Voltage –5.2V to 0V
Reference Input Voltage (+V _{REF} – V _{REF}) ² –3.5V to +0.1V
Differential Reference Voltage 2.1V

Reference Midpoint Current ±4mA
Digital Output Current 30mA
Operating Temperature Range
AD9012AQ/BQ/AF/AN/BP/BN –25°C to +85°C
AD9012SE/SQ/TE/TQ –55°C to +125°C
Storage Temperature Range –65°C to +150°C
Junction Temperature ³ +175°C
Lead Soldering Temperature (10sec) +300°C

ELECTRICAL CHARACTERISTICS

(+V_S = +5.0V; –V_S = –5.2V; Differential Reference Voltage = 2.0V, unless otherwise noted)

Parameter	Temp	Test Level	AD9012AQ/AP/AN			AD9012BQ/BP/BN			AD9012SQ/SE			AD9012TQ/TE			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION			8			8			8			8			Bits
DC ACCURACY															
Differential Linearity	+25°C	I		0.6	0.75		0.4	0.5		0.6	0.75		0.4	0.5	LSB
	Full	VI			1.0			0.75			1.0			0.75	LSB
Integral Linearity	+25°C	I		0.6	1.0		0.4	0.5		0.6	1.0		0.4	0.5	LSB
	Full	VI			1.2			1.2			1.2			1.2	LSB
No Missing Codes	Full	VI	GUARANTEED			GUARANTEED			GUARANTEED			GUARANTEED			
INITIAL OFFSET ERROR															
Top of Reference Ladder	+25°C	I		7	15		7	15		7	15		7	15	mV
	Full	VI			18			18			18			18	mV
Bottom of Reference Ladder	+25°C	I		6	10		6	10		6	10		6	10	mV
	Full	VI			13			13			13			13	mV
Offset Drift Coefficient	Full	V		25			25			25			25		μV/°C
ANALOG INPUT															
Input Bias Current ⁴	+25°C	I		60	100		60	100		60	100		60	100	μA
	Full	VI			200			200			200			200	μA
Input Resistance	+25°C	I	150	200		150	200		150	200		150	200		kΩ
Input Capacitance	+25°C	III		16	18		16	18		16	18		16	18	pF
Large Signal Bandwidth ⁵	+25°C	V		160			160			160			160		MHz
Analog Input Slew Rate ⁶	+25°C	V		440			440			440			440		V/μs
REFERENCE INPUT															
Reference Ladder Resistance	+25°C	VI	64	80	110	64	80	110	64	80	110	64	80	110	Ω
Ladder Temperature Coefficient	V			0.25			0.25			0.25			0.25		Ω/°C
Reference Input Bandwidth	+25°C	V		10			10			10			10		MHz
DYNAMIC PERFORMANCE															
Conversion Rate	+25°C	I	75	100		75	100		75	100		75	100		MSPS
Aperture Delay	+25°C	V		3.8			3.8			3.8			3.8		ns
Aperture Uncertainty (Jitter)	+25°C	V		15			15			15			15		ps
Output Delay (t _{PD}) ^{7,8}	+25°C	I	4	4.9	11	4	4.9	11	4	4.9	11	4	4.9	11	ns
Transient Response ⁹	+25°C	V		8			8			8			8		ns
Overvoltage Recovery Time ¹⁰	+25°C	V		8			8			8			8		ns
Output Rise Time ⁷	+25°C	I		6.6	8.0		6.6	8.0		6.6	8.0		6.6	8.0	ns
Output Fall Time ⁷	+25°C	I		3.3	4.3		3.3	4.3		3.3	4.3		3.3	4.3	ns
Output Time Skew ^{7,11}	+25°C	V		3.0			3.0			3.0			3.0		ns
ENCODE INPUT															
Logic "1" Voltage ⁷	Full	VI	2.0			2.0			2.0			2.0			V
Logic "0" Voltage ⁷	Full	VI			0.8			0.8			0.8			0.8	V
Logic "1" Current	Full	VI			250			250			250			250	μA
Logic "0" Current	Full	VI			400			400			400			400	μA
Input Capacitance	+25°C	V		2.5			2.5			2.5			2.5		pF
Encode Pulse Width (Low) ¹²	+25°C	I	2.5			2.5			2.5			2.5			ns
Encode Pulse Width (High) ¹²	+25°C	I	2.5			2.5			2.5			2.5			ns
OVERFLOW INHIBIT INPUT															
0V Input Current	Full	VI		200	250		200	250		200	250		200	250	μA
AC LINEARITY ¹³															
Effective Bits ¹⁴	+25°C	V		7.5			7.5			7.5			7.5		Bits
In-Band Harmonics															
dc to 1.23MHz	+25°C	I	48	55		48	55		48	55		48	55		dBc
dc to 9.3MHz	+25°C	V		50			50			50			50		dBc
dc to 19.3MHz	+25°C	V		44			44			44			44		dBc
Signal-to-Noise Ratio ¹⁵	+25°C	I	46	47.6		46	47.6		46	47.6		46	47.6		dBc
Noise Power Ratio ¹⁶	+25°C	V		37			37			37			37		dBc
DIGITAL OUTPUT															
Logic "1" Voltage	Full	VI	2.4			2.4			2.4			2.4			V
Logic "0" Voltage	Full	VI			0.4			0.4			0.4			0.4	V
POWER SUPPLY ¹⁷															
Positive Supply Current (+5.0V)	+25°C	I		33	45		33	45		33	45		33	45	mA
	Full	VI			48			48			48			48	mA
Supply Current (–5.2V)	+25°C	I		152	179		152	179		152	179		152	179	mA
	Full	VI			191			191			191			191	mA
Nominal Power Dissipation	+25°C	V		955			955			955			955		mW
Reference Ladder Dissipation	+25°C	V		44			44			44			44		mW
Power Supply Rejection Ratio ¹⁸	+25°C	I		0.85	2.5		0.85	2.5		0.8	2.5		0.8	2.5	mV/V

T-51-10-08 AD9012

NOTES

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² $+V_{REF} \geq -V_{REF}$ under all circumstances.

³Maximum junction temperature (T_J max) should not exceed $+175^\circ\text{C}$ for ceramic packages, and $+150^\circ\text{C}$ for plastic packages:

$$T_J = PD(\theta_{JA}) + T_A$$

$$PD(\theta_{JC}) + T_C$$

where

PD = power dissipation

θ_{JA} = thermal impedance from junction to ambient ($^\circ\text{C}/\text{W}$)

θ_{JC} = thermal impedance from junction to case ($^\circ\text{C}/\text{W}$)

T_A = ambient temperature ($^\circ\text{C}$)

T_C = case temperature ($^\circ\text{C}$)

typical thermal impedances are:

Ceramic DIP $\theta_{JA} = 56^\circ\text{C}/\text{W}$; $\theta_{JC} = 20^\circ\text{C}/\text{W}$

Plastic DIP $\theta_{JA} = 60^\circ\text{C}/\text{W}$; $\theta_{JC} = 20^\circ\text{C}/\text{W}$

Ceramic LCC $\theta_{JA} = 69^\circ\text{C}/\text{W}$; $\theta_{JC} = 23^\circ\text{C}/\text{W}$

PLCC $\theta_{JA} = 60^\circ\text{C}/\text{W}$; $\theta_{JC} = 19^\circ\text{C}/\text{W}$.

⁴Measured with Analog Input = 0V.

⁵Measured by FFT analysis where fundamental is -3dBc .

⁶Input slew rate derived from rise time (10% to 90%) of full-scale step input.

⁷Outputs terminated with two equivalent 1LSB type loads. (See load circuit.)

⁸Measured from ENCODE into data out for LSB only.

⁹For full-scale step input, 8-bit accuracy is attained in specified time.

¹⁰Recovers to 8-bit accuracy in specified time, after 150% full-scale input overvoltage.

¹¹Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

¹²ENCODE signal rise/fall times should be less than 30ns for normal operation.

¹³Measured at 75MSPS encode rate. Harmonic data based on worst case harmonics.

¹⁴Analog input frequency = 1.23MHz.

¹⁵RMS signal to rms noise, including harmonics with 1.23MHz analog input signal.

¹⁶NPR measured @ 0.5MHz. Noise Source is 250mW (rms) from 0.5MHz to 8MHz.

¹⁷Supplies should remain stable within $\pm 5\%$ for normal operation.

¹⁸Measured at $-5.2\text{V} \pm 5\%$ and $+5.0\text{V} \pm 5\%$.


Specifications subject to change without notice.

2

Recommended Operating Conditions

Parameter	Input Voltage		
	Min	Nominal	Max
$-V_S$	-5.46	-5.20	-4.94
$+V_S$	$+4.75$	5.00	$+5.25$
$+V_{REF}$	$-V_{REF}$	0.0V	$+0.1$
$-V_{REF}$	-2.1	-2.0	$+V_{REF}$
Analog Input	$-V_{REF}$		$+V_{REF}$

LOAD CIRCUIT



EXPLANATION OF TEST LEVELS

- Test Level I - 100% production tested.
- Test Level II - 100% production tested at $+25^\circ\text{C}$, and sample tested at specified temperatures.
- Test Level III - Sample tested only.
- Test Level IV - Parameter is guaranteed by design and characterization testing.
- Test Level V - Parameter is a typical value only.
- Test Level VI - All devices are 100% production tested at $+25^\circ\text{C}$. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING GUIDE

Device	Linearity	Temperature Range	Package Option*
AD9012AQ	0.75LSB	-25°C to $+85^\circ\text{C}$	Q-28
AD9012BQ	0.50LSB	-25°C to $+85^\circ\text{C}$	Q-28
AD9012AN	0.75LSB	-25°C to $+85^\circ\text{C}$	N-28
AD9012BN	0.50LSB	-25°C to $+85^\circ\text{C}$	N-28
AD9012AP	0.75LSB	-25°C to $+85^\circ\text{C}$	P-28A
AD9012BP	0.50LSB	-25°C to $+85^\circ\text{C}$	P-28A
AD9012SQ	0.75LSB	-55°C to $+125^\circ\text{C}$	Q-28
AD9012SE	0.75LSB	-55°C to $+125^\circ\text{C}$	E-28A
AD9012TQ	0.50LSB	-55°C to $+125^\circ\text{C}$	Q-28
AD9012TE	0.50LSB	-55°C to $+125^\circ\text{C}$	E-28A

*E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.



AD9012

T-51-10-08

FUNCTIONAL DESCRIPTION

Pin #	Name	Description																																																					
1	DIGITAL + V _S	One of three positive digital supply pins (nominally + 5.0V).																																																					
2	OVERFLOW INH	OVERFLOW INHIBIT controls the data output coding for overvoltage inputs (A _{IN} ≥ + V _{REF}).																																																					
<table><tr><th>ANALOG INPUT</th><th colspan="8">OVERFLOW ENABLED (FLOATING) OF D₁ D₂ D₃ D₄ D₅ D₆ D₇ D₈</th><th colspan="8">OVERFLOW INHIBITED (GND) OF D₁ D₂ D₃ D₄ D₅ D₆ D₇ D₈</th></tr><tr><td>V_{IN} ≥ + V_{REF}</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>V_{IN} < + V_{REF}</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td></tr></table>			ANALOG INPUT	OVERFLOW ENABLED (FLOATING) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈								OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈								V _{IN} ≥ + V _{REF}	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	V _{IN} < + V _{REF}	0	X	X	X	X	X	X	X	X	0	X	X	X	X	X	X	X
ANALOG INPUT	OVERFLOW ENABLED (FLOATING) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈								OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈																																														
V _{IN} ≥ + V _{REF}	1	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1																																						
V _{IN} < + V _{REF}	0	X	X	X	X	X	X	X	X	0	X	X	X	X	X	X	X																																						
3	HYSTERESIS	The Hysteresis control voltage varies the comparator hysteresis from 0mV to 10mV, for a change from - 5.2V to - 2.2V at the Hysteresis control pin.																																																					
4	+ V _{REF}	The most positive reference voltage for the internal resistor ladder.																																																					
5	ANALOG INPUT	One of two analog input pins. Both analog input pins should be connected together.																																																					
6	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.																																																					
7	ENCODE	TTL level encode command input. ENCODE is rising edge sensitive.																																																					
8	DIGITAL + V _S	One of three positive digital supply pins (nominally + 5.0V).																																																					
9	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.																																																					
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.																																																					
11	- V _{REF}	The most negative reference voltage for the internal resistor ladder.																																																					
12	REF _{MID}	The midpoint tap on the internal resistor ladder.																																																					
13	DIGITAL + V _S	One of three positive digital supply pins (nominally + 5.0V)																																																					
14	DIGITAL - V _S	One of two negative digital supply pins (nominally - 5.2V). Both digital supply pins should be connected together.																																																					
15	D ₁ (LSB)	Digital data output. D ₁ (LSB) is the least significant bit of the digital output word.																																																					
16-19	D ₂ -D ₅	Digital data output.																																																					
20	DIGITAL GROUND	One of two digital ground pins. Both digital grounds pins should be connected together.																																																					
21, 22	ANALOG - V _S	One of two negative analog supply pins (nominally - 5.2V). Both analog supply pins should be connected together.																																																					
23	DIGITAL GROUND	One of two digital ground pins. Both digital ground pins should be connected together.																																																					
24, 25	D ₆ , D ₇	Digital data output.																																																					
26	D ₈ (MSB)	Digital data output D ₈ (MSB) is the most significant bit of the digital output word.																																																					
27	OVERFLOW	Overflow data output. Logic HIGH indicates an input overvoltage (V _{IN} > + V _{REF}), if OVERFLOW INHIBIT is enabled (overflow enabled, floating). See OVERFLOW INHIBIT.																																																					
28	DIGITAL - V _S	One of two negative digital supply pins (nominally - 5.2V). Both digital supply pins should be connected together.																																																					


PIN DESIGNATIONS




AD9012

TIMING DIAGRAM


T-51-10-08



INPUT OUTPUT CIRCUITS




BURN-IN DIAGRAM




ALL RESISTORS $\pm 5\%$
ALL CAPACITORS $\pm 20\%$
ALL SUPPLY VOLTAGES $\pm 5\%$

OPTION #1 (STATIC) AD1 = -2.0V; AD2 = +2.4V
OPTION #2 (DYNAMIC) SEE WAVEFORMS



DIE LAYOUT AND MECHANICAL INFORMATION




Die Dimensions $111 \times 123 \times 15 (\pm 2)$ mils
Pad Dimensions 4×4 mils
Metalization Gold
Backing None
Substrate Potential $-V_s$
Passivation Nitride
Die Attach Gold Eutectic (Ceramic)
Epoxy (Plastic)
Bond Wire 1-1.3 mil Gold; Gold Ball Bonding


REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-725

AD9012



AD9012 Evaluation Circuit



Dynamic Performance