

High Speed 8-Bit TTL A/D Converter

T-51-10-08 AD9012

FEATURES
100MSPS Encode Rate
Very Low Input Capacitance – 16pF
Low Power – 1W
TTL Compatible Outputs
MiL-STD-883 Compliant Versions Available

APPLICATIONS
Radar Guidance
Digital Oscilloscopes/ATE Equipment
Laser/Radar Warning Receivers
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)
Communication/Signal Intelligence


GENERAL DESCRIPTION

The AD9012 is an 8-bit, ultrahigh speed, analog-to-digital converter. The AD9012 is fabricated in an advanced bipolar process, which allows operation at sampling rates up to 100 megasamples/second. Functionally, the AD9012 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the TTL compatible output latches.

The exceptionally wide large signal analog input bandwidth of 160MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9012 allows very accurate acquisition of high speed pulse inputs without an external track-and-hold. The comparator output decoding scheme minimizes false codes, which is critical to high speed linearity.

The AD9012 is available in two grades, one with 0.5LSB linearity and one with 0.75LSB linearity. Both versions are offered in an industrial grade, -25°C to +85°C, packaged in a 28-pin DIP

FUNCTIONAL BLOCK DIAGRAM



and a 28-pin PLCC. The military temperature range devices, -55°C to +125°C, are available in ceramic DIP and LCC packages and are compliant to MIL-STD-883 Class B.

The AD9012 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9012/883B data sheet for detailed specifications,

9

T-51-10-08

ABSOLUTE MAXIMUM RATINGS ¹	•
Positive Supply Voltage (+V _S) +6V	Reference Midpoint Current ±4mA
Analog to Digital Supply Voltage Differential (-V _S) 0.5V	Digital Output Current
Negative Supply Voltage (-V _S)6V	Operating Temperature Range
Analog Input Voltage $-V_S$ to $+0.5V$	AD9012AQ/BQ/AP/AN/BP/BN25°C to +85°C
ENCODE Input Voltage0.5V to +5V	AD9012SE/SQ/TE/TQ55°C to +125°C
OVERFLOW INH Input Voltage5.2V to 0V	Storage Temperature Range65°C to +150°C
Reference Input Voltage $(+V_{REF} - V_{REF})^2$. $-3.5V$ to $+0.1V$	Junction Temperature ³ + 175°C
Differential Reference Voltage	Lead Soldering Temperature (10sec) +300°C

ELECTRICAL CHARACTERISTICS ($+V_s = +5.0V$; $-V_s = -5.2V$; Differential Reference Voltage = 2.0V, unless otherwise noted)

Parameter	Temp	Test Level	AD90 Min	12AQ/AI Typ	P/AN Max	AD9	012BQ/BI Typ	P/BN Max	AD Min	9012SQ/S	E . Max		9012TQ/		
RESOLUTION	<u> </u>		8	-78		8	-3P		8	Тур	WIRE	Min	Тур	Max	Units
DC ACCURACY	+		-			 						8			Bits
Differential Linearity	+25°C Full	ı		0.6	0.75 1.0		0.4	0.5 0.75		0.6	0.75 1.0		0.4	0.5	LSB
Integral Linearity	+ 25°C Full	I VI		0.6	1.0		0.4	0.5		0.6	1.0		0.4	0.75 0.5	LSB LSB
No Missing Codes INITIAL OFFSET ERROR	Full	VI	GUA	RANTE		GU/	RANTE		GU.	ARANTE		GU.	ARANTE	1.2 ED	LSB
Top of Reference Ladder	+ 25°C	1		7	15	1	7	15		7	15		•	.,	l
Bottom of Reference Ladder	Full + 25°C	VI I		6	18 10		-	18		-	18		7	15 18	mV mV
Offset Drift Coefficient	Full Full	vi v			13		6	10 13	l	6	10 13		6	10 13	mV mV
	РШ	· · · · ·	<u> </u>	25		<u> </u>	25		ļ	25			25		μV/°C
ANALOG INPUT Input Bias Current ⁴	+ 25°C	ı		60	100		60	100		60	100			144	Γ.
•	Full	vī	ł	•••	200	İ	00	200		60	200		60	100 200	μĀ ĀĄ
Input Resistance	+25°C	I	150	200		150	200		150	200		150	200 .	200	kū.
Input Capacitance	+ 25°C	III	l	16	18	1	16	18	ŀ	16	18		16	18	ρF
Large Signal Bandwidth ⁵	+25°C	V	1	160		1	160			160		l	160		MHz
Analog Input Slew Rate ⁶	+ 25°C	V		440			440			440			440.		V/µs
REFERENCE INPUT Reference Ladder Resistance	+ 25°C	vi				٠.			•						
Ladder Temperature Coefficient	+25-0	VI V	64	80	110	64	80	110	64	80	110	64	80	110	Ω
Reference Input Bandwidth	+ 25°C	ľv		0.25 10			0.25 10		l	0.25			0.25		U/c
DYNAMIC PERFORMANCE	125 0	<u> </u>				<u> </u>	10			10		L.,	10		MHz
Conversion Rate	+ 25°C	ı	75	100		75	100					i			
Aperture Delay	+25°C	Ιν	′'	3.8		<i>'</i> '	3.8		75	100		. 75	100		MSPS
Aperture Uncertainty (Jitter)	+ 25°C	Ϊ́ν		15			3. a 15			3.8 15			3.8		138
Output Delay (tpD)7.8	+25°C	i	4	4.9	11	4	4.9	11	4	4.9	11	۱ ۵	15		ps.
Transient Response9	+ 25°C	v	,	8	••		8		7	8	11	٠.	4.9 8	11	ns ns
Overvoltage Recovery Time 10	+ 25°C	v		8			8			8		1	8		ns ns
Output Rise Time?	+25°C	1		6.6	8.0		6.6	8.0		6.6	8.0		6.6	8.0	DS
Output Fall Time7	+25°C	I		3.3	4.3		3.3	4.3		3.3	4.3	l	3.3	4.3	0.5
Output Time Skew7, 11	+ 25°C	V		3.0			3.0			3,0			3.0	4.5	ns
ENCODE INPUT												-			
Logic "1" Voltage ⁷	Full	VI	2.0			2.0			2.0			2.0			v .
Logic "0" Voltage?	FШ	VI			0.8			0.8			0.8	1		0.8	ľv
Logic "1" Current	Full	VI			250			250			250			250	μА
Logic "0" Current	Full	VI			400			400			400	ļ		400	μÃ
Input Capacitance	+ 25°C	V		2.5			2.5			2.5			2.5		pF
Encode Pulse Width (Low)12	+ 25°C	I	2.5			2.5			2.5			2.5			D\$
Encode Pulse Width (High)12	+ 25°C	1	2.5			2.5			2.5			2.5			ns
OVERFLOW INHIBIT INPUT	l														
OV Input Current	Full	VI		200	250		200	250		200	250		200	250	μΛ
ACLINEARITY															
Effective Bits 14	+ 25°C	٧		7.5			7.5			7.5		l	7.5		Bits
In-Band Harmonics	****				i							l			
dc to 1.23MHz	+ 25°C		48	55		48	55		48	55		48	55		dBc
dc to 9.3MHz dc to 19.3MHz	+ 25°C + 25°C	V V		50			50			50			50		dBc
Signal-to-Noise Ratio15	+25°C	ĭ	14	44			44			44			44		dBc
Noise Power Ratio 16	+ 25°C	v l	46	47.6 37		46	47.6 37		46	47.6		46	47.6		dBc
DIGITAL OUTPUT							. 31			37			37		dBc
Logic"1" Voltage	Fuil	vı İ	2.4			2.4							-		
Logic "0" Voltage	Full	vi l	2.4		0.4	2.4		0.4	2.4			2.4			V
POWER SUPPLY ¹⁷					0.4			0.4			0.4		-	0.4	V
Positive Supply Current (+ 5.0V)	+ 25°C	,		33	ا ہر										l <u>-</u>
tomate supply Cuttent(+ 3.0V)	Full	vı		33	45		33	45		33	45	1	33	45	mA.
Supply Current (- 5.2V)	+ 25°C	VI		152	48 179		142	48			48	l		48	mA.
outlett(3.84)	Fuli	vı		132	191		152	179 191		152	179		152	179	mA.
Nominal Power Dissipation	+ 25°C	v' l		955	171		955	191		055	191			191	mA.
Reference Ladder Dissipation	+ 25°C	ν̈́Ι		44			44			955 44			955		m₩
Power Supply Rejection Ratio 18	+25°C	i		0.85	2.5		0.85	2.5		44 0.8	2.5	l	44		m₩
		•		0.05			0.03	ر.2		V.8	2.3	l	0.8	2.5	mV/V

T-51-10-08 AD9012

NOTES

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. $^2 + V_{REF} \ge -V_{REF}$ under all circumstances.

³Maximum junction temperature (t_j max) should not exceed +175°C for ceramic packages, and +150°C for plastic packages: $t_{J} = PD (\theta_{JA}) + t_{A}$ $PD (\theta_{JC}) + t_{C}$

where
PD = power dissipation

 θ_{JA} = thermal impedance from junction to ambient (°C/W) θ_{JC} = thermal impedance from junction to case (°C/W)

tA = ambient temperature (°C) tc = case temperature (°C)

typical thermal impedances are:

Plastic DIP $\theta_{JA} = 56^{\circ}\text{C/W}$; $\theta_{JC} = 20^{\circ}\text{C/W}$ Plastic DIP $\theta_{JA} = 60^{\circ}\text{C/W}$; $\theta_{JC} = 20^{\circ}\text{C/W}$ Ceramic LCC $\theta_{JA} = 69^{\circ}\text{C/W}$; $\theta_{JC} = 23^{\circ}\text{C/W}$ PLCC $\theta_{JA} = 60^{\circ}\text{C/W}$; $\theta_{JC} = 19^{\circ}\text{C/W}$.

Measured with Analog Input = 0V.

Measured by FFT analysis where fundamental is -3dBc.

Recommended Operating Conditions

	Input Voltage					
Parameter	Min	Nominal	Max			
- V _S + V _S + V _{REP} - V _{REF} Analog Input	-5.46 +4.75 -V _{REF} -2.1 -V _{REF}	-5.20 5.00 0.0V -2.0	-4.94 +5.25 +0.1 +V _{REF} +V _{REF}			

⁶Input slew rate derived from rise time (10% to 90%) of full-scale step input.

Outputs terminated with two equivalent 'LS00 type loads. (See load circuit.)

Measured from ENCODE into data out for LSB only.

For full-scale step input, 8-bit accuracy is attained in specified time.

Recovers to 8-bit accuracy in specified time, after 150% full-scale input overvoltage.

Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences,

12 ENCODE signal rise/fall times should be less than 30ns for normal

operation.

13 Measured at 75 MSPS encode rate. Harmonic data based on worst case

¹⁴Analog input frequency = 1.23MHz.

¹⁵RMS signal to rms noise, including harmonics with 1.23MHz analog input


signal.

16NPR measured @ 0.5MHz. Noise Source is 250mW (rms) from 0.5MHz

¹⁷Supplies should remain stable within $\pm 5\%$ for normal operation. ¹⁸Measured at $-5.2V \pm 5\%$ and $+5.0V \pm 5\%$.

Specifications subject to change without notice.

LOAD CIRCUIT



EXPLANATION OF TEST LEVELS

Test Level I Test Level II 100% production tested. 100% production tested at +25°C, and sample tested

at specified temperatures. Test Level III

Sample tested only.

Test Level IV

Parameter is guaranteed by design and characteriza-

tion testing.

Test Level V Test Level VI

Parameter is a typical value only.

All devices are 100% production tested at + 25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial

devices.

ORDERING GUIDE

Device	Linearity	Temperature Range	Package Option*	
AD9012AQ	0.75LSB	-25°C to +85°C	O-28	
AD9012BQ	0.50LSB	-25°C to +85°C	O-28	
AD9012AN	0.75LSB	-25°C to +85°C	N-28	
AD9012BN	0.50LSB	-25°C to +85°C	N-28	
AD9012AP	0.75LSB	-25°C to +85°C	P-28A	
AD9012BP	0.50LSB	-25°C to +85°C	P-28A	
AD9012SQ	0.75LSB	-55°C to +125°C	O-28	
AD9012SE	0.75LSB	-55°C to + 125°C	E-28A	
AD9012TQ	0.50LSB	-55°C to +125°C	Q-28	
AD9012TE	0.50LSB	-55°C to +125°C	E-28A	


^{*}E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

T-51-10-08

FUNCTIONAL DESCRIPTION


Pin#	Name	Description							
1 2	DIGITAL + V _S OVERFLOW INH	One of three positive digital supply pins (nominally $+5.0$ V). OVERFLOW INHIBIT controls the data output coding for overvoltage inputs (AIN $\ge +V_{REF}$).							
		ANALOG OVERFLOW ENABLED (FLOATING OVERFLOW INHIBITED (GND) OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈ OF D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈							
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
3	HYSTERESIS	The Hysteresis control voltage varies the comparator hysteresis from 0 mV to 10 mV, for a change from -5.2 V to -2.2 V at the Hysteresis control pin.							
4	+ V _{REF}	The most positive reference voltage for the internal resistor ladder.							
5	ANALOG INPUT	One of two analog input pins. Both analog input pins should be connected together.							
6	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together.							
7	ENCODE	TTL level encode command input. ENCODE is rising edge sensitive.							
8	DIGITAL + V _S	One of three positive digital supply pins (nominally +5.0V).							
9	ANALOG GROUND	One of two analog ground pins. Both analog ground pins should be connected together,							
10	ANALOG INPUT	One of two analog input pins. Both analog inputs should be connected together.							
11	-V _{REF}	The most negative reference voltage for the internal resistor ladder.							
12	REF _{MID}	The midpoint tap on the internal resistor ladder.							
13	DIGITAL + V _S	One of three positive digital supply pins (nominally +5.0V)							
14	DIGITAL - V _s	One of two negative digital supply pins (nominally $-5.2V$). Both digital supply pins should be connected together.							
15	$D_1(LSB)$	Digital data output. D ₁ (LSB) is the least significant bit of the digital output word,							
16-19	D ₂ -D ₅	Digital data output.							
20	DIGITAL GROUND	One of two digital ground pins. Both digital grounds pins should be connected together.							
21,22	ANALOG - V _S	One of two negative analog supply pins (nominally $-5.2V$). Both analog supply pins should be connected together.							
23	DIGITAL GROUND	One of two digital ground pins. Both digital ground pins should be connected together,							
24, 25	D_6, D_7	Digital data output.							
26	D ₈ (MSB)	Digital data output D ₈ (MSB) is the most significant bit of the digital output word.							
27	OVERFLOW	Overflow data output. Logic HIGH indicates an input overvoltage $(V_{IN} > + V_{REF})$, if OVERFLOW INHIBIT is enabled (overflow enabled, floating). See OVERFLOW INHIBIT.							
28	DIGITAL - V _s	One of two negative digital supply pins (nominally -5.2V). Both digital supply pins should be connected together.							

PIN DESIGNATIONS





TIMING DIAGRAM


T-51-10-08




INPUT OUTPUT CIRCUITS








BURN-IN DIAGRAM




ALL RESISTORS ±5% ALL CAPACITORS ±20% ALL SUPPLY VOLTAGES ±5%

OPTION #1 (STATIC) AD1 = -2.0V; AD2 = +2.4V OPTION #2 (DYNAMIC) SEE WAVEFORMS



REV. A

DIE LAYOUT AND MECHANICAL INFORMATION



Pad Dimensions . . Metalization . . Gold Backing . . . None Substrate Potential Passivation . · · · · · . Gold Eutectic (Ceramic) Epoxy (Plastic) Bond Wire 1-1.3 mil Gold; Gold Ball Bonding

ANALOG-TO-DIGITAL CONVERTERS 2-725

APPLICATION INFORMATION

The AD9012 is compatible with all standard TTL logic families. However, to operate at the highest encode rates, the supporting logic around the AD9012 will need to be equally fast. Two possible choices are the AS and the ALS families. Whichever of the TTL logic families is used, special care must be exercised to keep digital switching noise away from the analog circuits around the AD9012. The two most critical items are the digital supply lines and the digital ground return.

The input capacitance of the AD9012 is an exceptionally low 16pF. This allows the use of a wide range of input amplifiers, both hybrid and monolithic. To take full advantage of the 160MHz input bandwidth of the AD9012, a hybrid amplifier like the AD9610/AD9611 will be required. For those applications that do not require the full input bandwidth of the AD9012, some of the more traditional monolithic amplifiers, like the AD846, should work very well. Overall performance with monolithic amplifiers can be improved by inserting a 40Ω resistor in series with the amplifier output.

The output data is buffered through the TTL compatible output latches. All data is delayed by one clock cycle, in addition to the latch propagation delay ($t_{\rm PD}$), before becoming available at the outputs. Both the analog-to-digital conversion cycle and the data transfer to the output latches, are triggered on the rising edge of the TTL compatible ENCODE signal (see timing diagram).

The AD9012 also incorporates a HYSTERESIS control pin which provides from 0 to 10mV of additional hysteresis in the comparator input stages. Adjustments in the HYSTERESIS control voltage may help to improve noise immunity and overall performance in harsh environments.

The OVERFLOW INHIBIT pin of the AD9012 determines how the converter handles overrange inputs (AIN \geq + V_{REI}). In the "enabled" state (floating at -5.2V), the OVERFLOW output will be at logic HIGH and all other outputs will be at logic LOW for overrange inputs (return-to-zero operation). In the "inhibited" state (tied to ground), the OVERFLOW output will be at logic LOW for overrange inputs, and all other digital outputs will be at logic HIGH (nonreturn-to-zero operation).

The AD9012 provides outstanding error rate performance. This is due to tight control of comparator offset matching and a fault tolerant decoding stage. Additional improvements in error rate are possible through the addition of hysteresis (see HYSTERSIS control pin). This level of performance is extremely important in fault sensitive applications like digital radio (QAM).

Dramatic improvements in comparator design and construction give the AD9012 excellent dynamic characteristics, namely SNR (signal-to-noise ratio). The 160MHz input bandwidth and low error rate performance give the AD9012 an SNR of 47dB with a 1.23MHz input. High SNR performance is particularly important in broadcast video applications where signals may pass through the converter several times before the processing is complete. Pulse signature analysis, commonly performed in advanced radar receivers, is another area that is especially dependent on high quality dynamic performance.

LAYOUT SUGGESTIONS


T-51-10-08

Designs using the AD9012, like all high-speed devices, must follow a few basic layout rules to insure optimum performance. Essentially, these guidelines are meant to avoid many of the problems associated with high-speed designs. The first requirement is for a substantial ground plane around and under the AD9012. Separate ground plane areas for the digital and analog components may be useful, but the separate grounds should be connected together at the AD9012 to avoid the effects of "ground loop" currents.


The second area that requires an extra degree of attention involves the three reference inputs, $+V_{\rm REF}$, ${\rm REF}_{\rm MID}$, and $-V_{\rm REF}$. The $+V_{\rm REF}$ input and the $-V_{\rm REF}$ input should both be driven from a low impedance source (note that the $+V_{\rm REF}$ input is typically tied to analog ground). A low drift amplifier should provide satisfactory results, even over an extended temperature range. Adjustments at the ${\rm REF}_{\rm MID}$ input may be useful in improving the integral linearity by correcting any reference ladder skews.

The reference inputs should be adequately decoupled to ground through $0.1\mu F$ chip capacitors to limit the effects of system noise on conversion accuracy. The power supply pins must also be decoupled to ground to improve noise immunity; $0.1\mu F$ and $0.01\mu F$ chip capacitors should be very effective.


The analog input signal is brought into the AD9012 through two separate input pins. It is very important that the two input pins be driven symetrically with equal length electrical connections. Otherwise, aperture delay errors may degrade converter performance at high frequencies.



Typical AD9012 Application



AD9012 Evaluation Circuit



Dynamic Performance