

74ALCX16373**Low-Voltage 16-Bit Transparent Latch
with 5V Tolerant Inputs and Outputs****General Description**


The ALCX16373 contains sixteen non-inverting latches with TRI-STATE® outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

The ALCX family of devices excel in bus interface applications where very high speeds and low power consumption are required. ALCX devices are capable of interfacing to the latest high-speed busses while consuming < 20 μ A of quiescent current. In keeping with National's CROSSVOLTTM philosophy, ALCX inputs and outputs are 5V tolerant allowing them to interface to both 3V and 5V components. ALCX inputs and outputs also power up/down in the high impedance state, facilitating power management and live insertion system features. Bus hold on all input, I/O, and control pins removes the need for power-hungry pull-up resistors on TRI-STATE busses. ± 24 mA output drive

means ALCX devices can drive all but the heaviest bus and backplane loads quietly due to National's patented Quiet Series™ circuitry.

Features

- 4.4 ns t_{PD} max, 20 μ A I_{CCQ} max
- 5V tolerant inputs and outputs
- Power up/down high impedance inputs and outputs
- Supports live insertion/withdrawal
- Supports power management
- 2.0V–3.6V V_{CC} supply operation
- ± 24 mA output drive
- Bus hold
- Implements patented Quiet Series noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16373
- Latch-up performance exceeds 500 mA
- ESD performance:
Human body model > 2000V
Machine model > 200V


Logic Symbol

Pin Names	Description
OE _n	Output Enable Input (Active Low)
LE _n	Latch Enable Input
I ₀ –I ₁₅	Inputs
O ₀ –O ₁₅	Outputs

	SSOP	TSSOP
Order Number	74ALCX16373MEA 74ALCX16373MEAX	74ALCX16373MTD 74ALCX16373MTDX
See NS Package Number	MS48A	MTD48

Connection Diagram

Pin Assignment for SSOP and TSSOP



TL/F/12479-2

Functional Description

The ALCX16373 contains sixteen D-type latches with TRI-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n . The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables

Inputs		Outputs	
LE_1	\overline{OE}_1	I_0-I_7	O_0-O_7
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

Inputs		Outputs	
LE_2	\overline{OE}_2	I_8-I_{15}	O_8-O_{15}
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

H = High Voltage Level


L = Low Voltage Level

X = Immaterial


Z = High Impedance

O_0 = Previous O_0 before HIGH to LOW transition of Latch Enable

Logic Diagrams



TL/F/12479-3



TL/F/12479-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Conditions	Value	Units
V _{CC}	Supply Voltage		-0.5 to +7.0	V
V _I	DC Input Voltage		-0.5 to +7.0	V
V _O	DC Output Voltage	Output in TRI-STATE	-0.5 to +7.0	V
		Output in High or Low State (Note 2)	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	V _I < GND	-50	mA
I _{OK}	DC Output Diode Current	V _O < GND	-50	mA
		V _O > V _{CC}	+50	mA
I _O	DC Output Source/Sink Current		±50	mA
I _{CC}	DC Supply Current per Supply Pin		±100	mA
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature		-65 to +150	°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.0	3.6	V
	Operating Data Retention	1.5	3.6	
V _I	Input Voltage	0	5.5	V
V _O	Output Voltage	0	V _{CC} 5.5	V
I _{OH} /I _{OL}	Output Current	V _{CC} = 3.0V - 3.6V V _{CC} = 2.7V	±24 ±12	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V-2.0V, V _{CC} = 3.0V	0	10	ns/V

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C		Units
				Min	Max	
V _{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7-3.6	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		V
		I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	V _I = 0V or 5.5V	2.7-3.6		±5.0	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C		Units
				Min	Max	
I _I (HOLD)	Bushold Leakage Current	V _I = 0.8V	3.0	-75	75	μA
		V _I = 2.0V	3.0	75		
I _I (OD)	Bushold Overdrive Current		3.0	±500		μA
I _{OZ}	TRI-STATE Output Leakage	0 ≤ V _O ≤ 5.5V V _I = V _{IH} or V _{IL}	2.7–3.6		±5.0	μA
I _{OFF}	Power-Off Leakage Current	0 ≤ V _I , V _O ≤ 5.5V	0		10	μA
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7–3.6		20	μA
		3.6V ≤ V _I , V _O ≤ 5.5V	2.7–3.6		±20	μA
ΔI _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} – 0.6V	2.7–3.6		500	μA

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C		Units
				Typical		
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 50 pF, V _{IH} = 3.3V, V _{IL} = 0V	3.3	0.8		V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C _L = 50 pF, V _{IH} = 3.3V, V _{IL} = 0V	3.3	0.8		V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V _{CC} = Open, V _I = 0V or V _{CC}	7	pF
C _O	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC} , F = 10 MHz	20	pF