

**STRUCTURE** 

Silicon Monolithic Integrated Circuit

NAME OF PRODUCT

DC-AC Inverter Control IC

**TYPE** 

BD9887FS

**FUNCTION** 

- 36V High voltage process
- · 1ch control with Full-Bridge
- · Lamp current and voltage sense feed back control
- · Sequencing easily achieved with Soft Start Control
- · Short circuit protection with Timer Latch
- Under Voltage Lock Out
- · Mode-selectable the operating or stand-by mode by stand-by pin
- Synchronous operating the other BD9887FS IC's
- · BURST mode controlled by PWM and DC input
- Output liner Control by external DC voltage

# $\bigcirc$ Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	36	V
BST pin	BST	40	V
SW pin	SW	36	V
BST-SW voltage difference	BST-SW	7	٧
Operating Temperature Range	Topr	<b>-40∼+85</b>	°C
Storage Temperature Range	Tstg	-55~+125	°C
Maximum Junction Temperature	Tjmax	+150	°C
Power Dissipation	Pd	760*	mW

<sup>\*</sup>Pd derate at 6.08mW/°C for temperature above Ta = 25°C (When mounted on a PCB 70.0mm×70.0mm×1.6mm)

# Operating condition

Parameter	Symbol	Limits	Unit
Supply voltage	VCC	6.5~30.0	٧
BST voltage	BST	4.0~36.0	٧
BST-SW voltage difference	BST-SW	4.0~6.0	٧
CT oscillation frequency	fCT	60~180	kHz
BCT oscillation frequency	fBCT	0.05~1.00	kHz

#### Status of this document

The Japanese version of this document is the official specification.

Please use the translation version of this document as a reference to expedite understanding of the official version. If these are any uncertainty in translation version of this document, official version takes priority.

# ROHM

OElectric Characteristics (Ta=25°C, VCC=24V)

Electric Characteristics (Ta=25°C, VCC=24V)						
Parameter	Symbol	MIN.	Limits TYP.	MAX.	Unit	Conditions
((WHOLE DEVICE))	L	MIN.	1115. 1	MAA.	<u> </u>	
Operating current	Icc1		10.0	18.0	mA	VCT=0.5V
Stand-by current	lcc2	<del>-</del>	13.0	30.0	μΑ	
((STAND BY CONTROL))			,			
Stand-by voltage H	VstH	1.4 -0.3	_	VCC	V	System O N
Stand-by voltage L ((UVL0 BLOCK)))	VstL	-0.3		0.8	<u> </u>	System OFF
Operating voltage (VCC)	VuvloH	5.7	6.0	6.3	٧	1
Shut down voltage (VCC)	Vuv I oL	5.4	5.7	6.0	٧	
Hesteresis width (VCC)	⊿VCC_VuvIo	0.22	0.29	0.36	V	
Operating voltage (UVLO) Shut down voltage (UVLO)	Vuvlo1 Vuvlo2	2. 10 2. 179	2.16	2.22	V	
Hesteresis width (UVLO)	ΔVuv1ο	0.074	0.098	0.122	l v	<del>                                     </del>
((REG BLOCK))	·		<del></del>			
REG output voltage	VREG	5.68	5.80	5.92	V	VCC>7.0V
REG source current	IREG	20.0	-		mA	1 (1
VREF input voltage range ((OSC BLOCK))	VREFIN	0.60		1.60	<u> </u>	No effect at VREF>1.25V
Active edge setting current	lact	1.35/RT	1.5/RT	1.65/RT	l v	1
Negative edge setting current	Ineg	lact×8	lact×10	lact×12	٧	
OSC Max voltage	VoscH	1.8	2.0	2.2	٧	fCT=120kHz
OSC Min voltage ①	VoscL1	0.32	0.63	0.94	٧	fCT=50kHz
OSC Min voltage ②	VoscL2	0.22	0.44	0.66	٧	fCT=120kHz
Soft start current	ISS	0.7	1.4	2.1	μA	
SRT ON resistance	RSRT		150	300	Ω	L
((BOSC BLOCK))	LEOTI I		1 2 22 1			L COOT O OU!
BOSC Max voltage	VBCTH	1.94	2.00	2.06	٧	fBCT=0.3kHz
BOSC Min voltage	VBCTL	0.40	0.50	0.60	٧	fBCT=0. 3kHz
BOSC constant current	IBCT	1.35/BRT	1.5/BRT	1.65/BRT	Α	VBCT=0.2V
BOSC frequency	fBCT	291	300	309	Hz	BRT=33k Ω BCT=0.048 μF
((FEED BACK BLOCK))			1			
IS threshold voltage 1	VIS①	1.225	1.250	1.275		
IS threshold voltage 2	VIS2	1	VREFIN	VIS①	٧	VREF applying voltage
VS threshold voltage	Vvs	1.225	1.250	1.275	٧	
IS source current 1	I IS1			0.9	μA	DUTY=2.0V
IS source current 2	1152	35.6	57.0	78.4	μA	DUTY=0V IS=0.5V
VS source current FB over voltage detect voltage	IVS Vovf	2.2	2.5	2.8	μA V	
		0.893	0.92	0.947	<del>l v</del>	
I IS CUMP DETECT VOITAGE (1)	I VISCOMP(1) I	U.033				I VREFIN≥1, 25V
IS COMP detect voltage ① IS COMP detect voltage ②	VISCOMP① VISCOMP②	-	VREFIN×0.74		<del>i i</del>	VREFIN≥1.25V VREFIN<1.25V
IS COMP detect voltage ② ((DUTY BLOCK))	VISCOMP2	=	VREFIN×0.74	_	V	
IS COMP detect voltage ② ((DUTY BLOCK)) High voltage	VISCOMP②  VDUTY-OUTH			3.4	V	
IS COMP detect voltage ② ((DUTY BLOCK)) High voltage Low voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL	2.8	VREF1N×0.74  3.1  -	3. 4 0. 5	V V	
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance	VISCOMP②  VDUTY-OUTH	=	VREFIN×0.74	3.4	V	
IS COMP detect voltage ② ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK))	VISCOMP②  VDUTY-OUTH  VDUTY-OUTL  RDUTY-OUTSink  RDUTY-OUTSource	2.8 - -	3.1 - 150 200	3. 4 0. 5 300 400	V V V Ω Ω Ω Ω	
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  DUTY-OUT source resistance  ((OUTPUT BLOCK))  LN output sink resistance	VISCOMP(2)  VDUTY-OUTH  VDUTY-OUTL  RDUTY-OUTSink  RDUTY-OUTSource  RsinkLN	2.8	VREFIN×0.74  3.1  - 150 200  1.5	3. 4 0. 5 300 400	V V V Ω Ω Ω Ω Ω Ω	
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  DUTY-OUT source resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output source resistance	VISCOMP(2)  VDUTY-OUTH VDUTY-OUTS ink RDUTY-OUTSource  RS inkLN RSourceLN	- 2.8 - - -	VREFINX0.74  3.1  - 150 200  1.5 5.0	3. 4 0.5 300 400 3. 0 10. 0	ν ν ν Ω Ω Ω	VREFIN<1.25V
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  DUTY-OUT source resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output source resistance  HN output sink resistance	VISCOMP②  VDUTY-OUTH VDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN	- 2.8 - - - - -	3.1 - 150 200 1.5 5.0 2.5	3. 4 0. 5 300 400 3. 0 10. 0 5. 0	V V V Ω Ω Ω Ω Ω Ω Ω Ω	VREFIN<1.25V  VBST-VS₩=5.0V
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  DUTY-OUT source resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output source resistance	VISCOMP(2)  VDUTY-OUTH VDUTY-OUTS ink RDUTY-OUTSource  RS inkLN RSourceLN	2.8	VREFINX0.74  3.1  - 150 200  1.5 5.0	3. 4 0.5 300 400 3. 0 10. 0	ν ν ν Ω Ω Ω	VREFIN<1.25V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ①	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF①	- 2.8 - - - - - - - - 44	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120	3. 4 0. 5 300 400 3. 0 10. 0 5. 0 10. 0 49 200	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω % M ns	VREFIN<1, 25V  VBST-VS₩=5. 0V VBST-VS₩=5. 0V FOUT=60kHz SW>4. 0V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output source resistance HN output source resistance HN output source resistance HN output source resistance MAX DUTY OFF period ①	VISCOMP②  VDUTY-OUTH VDUTY-OUTS ink RDUTY-OUTSource  RS inkLN RSourceLN RS inkHN RSourceHN MAX DUTY TOFF① TOFF②	- 2.8 - - - - - - - - 44 - 150	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230	3. 4 0. 5 300 400 3. 0 10. 0 5. 0 10. 0 49 200 310	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ns ns ns	VREFIN<1, 25V  VBST-VSW=5, 0V  VBST-VSW=5, 0V  FOUT=60kHz  SW>4,0V  SW<2, 0V
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  DUTY-OUT source resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output sink resistance  HN output sink resistance  HN output sink resistance  HN output source resistance  HN output source resistance  MAX DUTY  OFF period ①  Drive output frequency	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF①	- 2.8 - - - - - - - - 44	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120	3. 4 0. 5 300 400 3. 0 10. 0 5. 0 10. 0 49 200	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω % M ns	VREFIN<1, 25V  VBST-VS₩=5. 0V VBST-VS₩=5. 0V FOUT=60kHz SW>4. 0V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK))	VISCOMP②  VDUTY-OUTH VDUTY-OUTS ink RDUTY-OUTSource  RS inkLN RSourceLN RS inkHN RSourceHN MAX DUTY TOFF① TOFF②	- 2.8 44 150 58.5	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ns ns ns	VREFIN<1, 25V  VBST-VSW=5, 0V  VBST-VSW=5, 0V  FOUT=60kHz  SW>4,0V  SW<2, 0V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF① fCT  VCP	- 2.8 	VREFINXO, 74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5	V V V Ω Ω Ω Ω Ω Ω Ω R N N N N N N N N N N N N	VREFIN<1, 25V  VBST-VSW=5, 0V  VBST-VSW=5, 0V  FOUT=60kHz  SW>4,0V  SW<2, 0V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ① OFF period ① Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage Timer Latch setting current ①	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω M M ns ns kHz	VREFIN<1, 25V  VBST-VSW=5, 0V  VBST-VSW=5, 0V  FOUT=60kHz  SW>4, 0V  SW<2, 0V  RT=15k Ω 、 CT=430pF
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output source resistance HN output source resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage Timer Latch setting current ①	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF① fCT  VCP	- 2.8 	VREFINXO, 74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5	V V V Ω Ω Ω Ω Ω Ω Ω R N N N N N N N N N N N N	VREFIN<1, 25V  VBST-VSW=5. 0V VBST-VSW=5. 0V FOUT=60kHz SW>4. 0V SW<2. 0V RT=15k Ω, CT=430pF  except for under voltage detecting
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output sink resistance  HN output sink resistance  HN output sink resistance  HN output source resistance  MAX DUTY  OFF period ①  OFF period ①  Drive output frequency  ((TIMER LATCH BLOCK))  Timer Latch setting current ①  Timer Latch setting current ②  ((COMP CLOCK))	VISCOMP®  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF® fCT  VCP ICP1 ICP2	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SW<2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output source resistance HN output source resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage Timer Latch setting current ①  Timer Latch setting current ② ((COMP CLOCK)) COMP1 over voltage detect voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL ROUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22	3. 4 0. 5 300 400 3. 0 10. 0 5. 0 10. 0 49 200 310 61. 5 2. 06 0. 79 7. 46	V V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω M M M M M	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SW<2.0V RT=15kΩ.CT=430pF  except for under voltage detecting only under voltage detecting
IS COMP detect voltage ②  ((DUTY BLOCK))  High voltage  Low voltage  DUTY-OUT sink resistance  ((OUTPUT BLOCK))  LN output sink resistance  LN output sink resistance  HN output sink resistance  HN output sink resistance  HN output source resistance  MAX DUTY  OFF period ①  OFF period ①  Drive output frequency  ((TIMER LATCH BLOCK))  Timer Latch setting current ①  Timer Latch setting current ②  ((COMP CLOCK))	VISCOMP®  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF® fCT  VCP ICP1 ICP2	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SW<2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage Timer Latch setting current ①  Timer Latch setting current ①  ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 over voltage detect voltage COMP2 under voltage detect voltage ②	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH VCMOP2_H	- 2.8	VREFINXO, 74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79 7.46	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW<2.0V RT=15kΩ.CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output source resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting current ① Timer Latch setting current ①  ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 over voltage detect voltage COMP2 under voltage detect voltage ② ((Synchronous Block))	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH VCOMPL_1 VCOMP_L_2	- 2. 8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.2 230 60.0  2.485 2.485 2.485 1.25 0.625	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79 7.46 2.510 2.510 1.275 0.644	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SK=2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output source resistance MAX DUTY OFF period ① Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting current ①  Timer Latch setting current ② ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 over voltage detect voltage ① ((Synchronous Block)) High voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL ROUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH VCMOP2_H VCOMP_L_1 VCOMP_L_2  VCT_SYNCH	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22  2.485 2.485 1.25 0.625	3. 4 0. 5 3.0 400 3. 0 10. 0 5. 0 10. 0 49 200 310 61. 5 2. 06 0. 79 7. 46 2. 510 2. 510 2. 510 3. 44 3. 4	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SK=2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output source resistance HN output source resistance MAX DUTY OFF period ① Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting current ①  Timer Latch setting current ①  Timer Latch setting current ② ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 under voltage detect voltage ① ((Synchronous Block)) High voltage Low voltage Low voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RSinkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH VCMOP2_H VCOMP_L_1 VCOMP_L_2  VCT_SYNCH VCT_SYNCL	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22  2.485 2.485 1.25 0.625	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79 7.46 2.510 2.510 2.550 1.275 0.644 3.4 0.5	V V V V V V V V V V V V V V V V V V V	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SK=2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output source resistance HN output sink resistance HN output source resistance MAX DUTY OFF period ① Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting current ①  Timer Latch setting current ② ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 over voltage detect voltage ① ((Synchronous Block)) High voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL ROUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCOMPH VCMOP2_H VCOMP_L_1 VCOMP_L_2  VCT_SYNCH	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22  2.485 2.485 1.25 0.625	3. 4 0. 5 3.0 400 3. 0 10. 0 5. 0 10. 0 49 200 310 61. 5 2. 06 0. 79 7. 46 2. 510 2. 510 2. 510 3. 44 3. 4	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SK=2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output source resistance HN output source resistance MAX DUTY OFF period ① OFF period ① Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting current ①  Timer Latch setting current ①  Timer Latch setting current ② ((COMP) CLOCK)) COMP1 over voltage detect voltage COMP2 under voltage detect voltage ((Synchronous Block)) High voltage Low voltage CT_SYNC sink resistance CT_SYNC source resistance Master IC setting voltage	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSink RSInkLN RSourceLN RSinkHN RSourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCMPH VCMOP2_H VCOMP_L_1 VCOMP_L_2  VCT_SYNCL RCT_SYNC_SOURCE VM_CT	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.0 0.66 6.22  2.485 2.485 1.25 0.625  3.1  - 150	3.4 0.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79 7.46 2.510 2.510 2.510 3.4 0.5 300	V V V V V V Q Ω	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SK=2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V
IS COMP detect voltage ②  ((DUTY BLOCK)) High voltage Low voltage DUTY-OUT sink resistance DUTY-OUT source resistance ((OUTPUT BLOCK)) LN output sink resistance LN output sink resistance HN output sink resistance HN output sink resistance HN output sink resistance MAX DUTY OFF period ① OFF period ② Drive output frequency ((TIMER LATCH BLOCK)) Timer Latch setting voltage Timer Latch setting current ①  Timer Latch setting current ①  ((COMP CLOCK)) COMP1 over voltage detect voltage COMP2 under voltage detect voltage COMP2 under voltage detect voltage ② ((Synchronous Block)) High voltage Low voltage CT_SYNC sink resistance CT_SYNC source resistance	VISCOMP②  VDUTY-OUTH VDUTY-OUTL RDUTY-OUTSink RDUTY-OUTSource  RsinkLN RsourceLN RsinkHN RsourceHN MAX DUTY TOFF① TOFF② fCT  VCP ICP1 ICP2  VCMPH VCMOP2_H VCOMP_L_1 VCOMP_L_2  VCT_SYNCL RCT_SYNC_SOURCE	- 2.8	VREFINXO.74  3.1  - 150 200  1.5 5.0 2.5 5.0 46.5 120 230 60.0  2.4 5.0 2.485 1.25 0.625  3.1 - 150 370	3.4 3.5 300 400 3.0 10.0 5.0 10.0 49 200 310 61.5 2.06 0.79 7.46 2.510 2.510 2.510 3.4 3.4 3.4 3.5 300 740	V V V Ω Ω Ω Ω Ω Ω Ω Ω Ω Ν κ πs πs κHz V μA ν ν ν ν ν ν ν ν ν	VBST-VSW=5.0V VBST-VSW=5.0V VBST-VSW=5.0V FOUT=60kHz SW>4.0V SW<2.0V RT=15kΩ、CT=430pF  except for under voltage detecting only under voltage detecting VSS>2.2V VSS>2.2V VSS>2.2V VSS<2.2V

| Low voltage input range | VCT\_SYNC\_IN\_L |
| (This product is not designed to be radiation-resistant.)




# OPackage Dimensions

# Device Mark 13.6±0.2 HARRIAGABBRAH BD9887FS BD9887FS Lot No. 0.15±0.1

SSOP-A32 (unit:mm)

# OBlock Diagram



# **OPin Description**

PIN No.	PIN NAME	FUNCTION
1	PGND	Ground for FET drivers
2	LN2	NMOS FET driver
3	HN2	NMOS FET driver
4	SW2	Lower rail voltage for HN2 output
5	BST2	Boot-Strap input for HN2 output
6	CT_SYNC_IN	CT synchronous signal input pin
7	CT_SYNC_OUT	CT synchronous signal output pin
8	SRT	External resistor from SRT to RT for adjusting the triangle oscillator
9	RT	External resistor from SRT to RT for adjusting the triangle oscillator
10	СТ	External capacitor from CT to GND for adjusting the triangle oscillator
11	GND	GROUND
12	BCT	External capacitor from BCT to GND for adjusting the BURST triangle oscillator
13	BRT	External resistor from BRT to GND for adjusting the BURST triangle oscillator
14	DUTY	Control PWM mode and BURST mode
15	DUTY_OUT	BURST signal output pin
16	STB	Stand-by switch
17	СР	External capacitor from CP to GND for Timer Latch
18	FAIL	COMP2 under voltage protect clock output
19	VREF	Reference voltage input pin for Error amplifier ①
20	VS	Error amplifier input ②
21	IS	Error amplifier input ①
22	FB	Error amplifier output
23	SS	External capacitor from SS to GND for Soft Start Control
24	COMP2	Under, over voltage detect pin
25	COMP1	Over voltage detect pin
26	VCC	Supply voltage input
27	UVL0	External Under Voltage Lock Out
28	REG	Internal regulator output
29	BST1	Boot-Strap input for HN1 output
30	SW1	Lower rail voltage for HN1 output
31	HN1	NMOS FET driver
32	LN1	NMOS FET driver



#### ONOTE FOR USE

- 1. When designing the external circuit, including adequate margins for variation between external devices and IC. Use adequate margins for steady state and transient characteristics.
- 2. The circuit functionality is guaranteed within of ambient temperature operation range as long as it is within recommended operating range. The standard electrical characteristic values cannot be guaranteed at other voltages in the operating ranges, however the variation will be small.
- 3. Mounting failures, such as misdirection or miscounts, may harm the device.
- 4. A strong electromagnetic field may cause the IC to malfunction.
- 5. The GND pin should be the location within  $\pm 0.3V$  compared with the PGND pin.
- 6. BD9887FS incorporate a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent runaway thermal operation. It is not designed to protect the IC or guarantee its operation of the thermal shutdown circuit is assumed.
- 7. Absolute maximum ratings are those values that, if exceeded, may cause the life of a device to become significantly shortened. Moreover, the exact failure mode caused by short or open is not defined. Physical countermeasures, such as a fuse, need to be considered when using a device beyond its maximum ratings.
- 8. About the external FET, the parasitic Capacitor may cause the gate voltage to change, when the drain voltage is switching. Make sure to leave adequate margin for this IC variation.
- 9. On operating Slow Start Control (SS is less than 2.2V), It does not operate Timer Latch.
- 1 0. By STB voltage, BD9887FS are changed to 2 states. Therefore, do not input STB pin voltage between one state and the other state  $(0.8 \sim 1.4 \text{V})$ .
- 1 1. The pin connected a connector need to connect to the resistor for electrical surge destruction. This IC is a monolithic IC which (as shown is Fig-1) has P\* substrate and between the various pins. A P-N junction is formed from this P layer of each pin. For example, the relation between each potential is as follows.
  - O(When GND > PinB and GND > PinA, the P-N junction operates as a parasitic diode.)
  - (When PinB > GND > PinA, the P-N junction operates as a parasitic transistor.)

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits as well as operation faults and physical damage. Accordingly you must not use methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin.

- 1 2. This IC is a monolithic IC which (as shown is Fig-1)has P<sup>+</sup> substrate and between the various pins. A P-N junction is formed from this P layer of each pin. For example, the relation between each potential is as follows.
  - O(When GND > PinB and GND > PinA, the P-N junction operates as a parasitic diode.)
  - O(When PinB > GND > PinA, the P-N junction operates as a parasitic transistor.)

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits as well as operation faults and physical damage. Accordingly you must not use methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin.




Fig-1 Simplified structure of a Bipolar IC

#### Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
  means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
  product described in this document are for reference only. Upon actual use, therefore, please request
  that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
  use and operation. Please pay careful attention to the peripheral conditions when designing circuits
  and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
  otherwise dispose of the same, no express or implied right or license to practice or commercially
  exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

#### About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.





Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available,
please contact your nearest sales office.

### Please contact our sales offices for details;

```
U.S.A / San Diego
                        TEL: +1(858)625-3630
                                                 FAX: +1(858)625-3670
       Atlanta
                        TEL: +1(770)754-5972
                                                 FAX: +1(770)754-0691
       Dallas
                        TEL: +1(972)312-8818
                                                 FAX: +1(972)312-0330
Germany / Dusseldorf
                        TEL: +49(2154)9210
                                                 FAX: +49(2154)921400
United Kingdom / London TEL: +44(1)908-282-666
                                                 FAX: +44(1)908-282-528
France / Paris
                        TEL: +33(0)1 56 97 30 60 FAX: +33(0) 1 56 97 30 80
China / Hong Kong
                        TEL: +852(2)740-6262
                                                 FAX: +852(2)375-8971
       Shanghai
                        TEL: +86(21)6279-2727
                                                 FAX: +86(21)6247-2066
       Dilian
                        TEL: +86(411)8230-8549
                                                 FAX: +86(411)8230-8537
       Beijing
                        TEL: +86(10)8525-2483
                                                 FAX: +86(10)8525-2489
Taiwan / Taipei
                        TEL: +866(2)2500-6956
                                                 FAX: +866(2)2503-2869
Korea / Seoul
                        TEL: +82(2)8182-700
                                                 FAX: +82(2)8182-715
Singapore
                        TEL: +65-6332-2322
                                                 FAX: +65-6332-5662
Malaysia / Kuala Lumpur
                        TEL: +60(3)7958-8355
                                                 FAX: +60(3)7958-8377
Philippines / Manila
                        TEL: +63(2)807-6872
                                                 FAX: +63(2)809-1422
Thailand / Bangkok
                        TEL: +66(2)254-4890
                                                 FAX: +66(2)256-6334
```

# Japan / (Internal Sales)

Tokyo 2-1-1, Yaesu, Chuo-ku, Tokyo 104-0082

TEL: +81(3)5203-0321 FAX: +81(3)5203-0300

Yokohama 2-4-8, Shin Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-8575

TEL: +81(45)476-2131 FAX: +81(45)476-2128

Nagoya Dainagayo Building 9F 3-28-12, Meieki, Nakamura-ku, Nagoya, Aichi 450-0002

TEL: +81(52)581-8521 FAX: +81(52)561-2173

Kyoto 579-32 Higashi Shiokouji-cho, Karasuma Nishi-iru, Shiokoujidori, Shimogyo-ku,

Kyoto 600-8216

TEL: +81(75)311-2121 FAX: +81(75)314-6559

(Contact address for overseas customers in Japan)

Yokohama TEL: +81(45)476-9270 FAX: +81(045)476-9271