

## Description

TheHBCU-5710R electrical transceiver from Agilent offers full duplex throughput of 1000 $\mathrm{Mb} / \mathrm{s}$ by transporting data over unshielded twisted pair category 5 cable with 5-level PAM (Pulse Amplitude Modulation) signals. The Agilent 1000BASE-T module takes signals from both the twisted pair category 5 cable and the SerDes interface. Pin count overhead between the MAC and the PHY is minimized, and Gigabit Ethernet operation is achieved with maximum space savings.

## Agilent HBCU-5710R 1000BASE-T Small Form Pluggable Low Voltage (3.3 V) Electrical Transceiver over Category 5 Unshielded Twisted Pair Cable Data Sheet



Related Products

- HFBR-5601: 850 nm + 5 V Gigabit Interface Converter (GBIC) for Gigabit Ethernet
- HFBR-53D5: $850 \mathrm{~nm}+5 \mathrm{~V} 1 x 9$ optical transceiver for Gigabit Ethernet
- HFBR-5710L: 850 nm +3.3 V SFP optical transceiver for Gigabit Ethernet
- HFBR-5912E: $850 \mathrm{~nm}+3.3$ V SFF optical transceiver for Gigabit Ethernet
- HDM P-1636A: 1.25 Gbps TRx family of SerDes IC
- HFBR-0534: SFP Evaluation Kit

Features

- Designed for Industry-Standard MSA-Compliant, Small Form Factor Pluggable (SFP) Ports
- Compatible with IEEE 802.3:2000
- Custom RJ - 45 connector with integrated magnetics
- Link lengths at 1.25 Gbd: up to 100 m per IEEE802.3
- Low power, high performance 1.25 Gbd SerDes integrated in module
- Single +3.3 V power supply operation
- Auto-negotiation per IEEE 802.3:2000 Clause 28 (1000BASE-T) and Clause 37 (1000BASE-X)


## Applications

- Switch to sw itch interface
- Switched backplane applications
- File server interface


## Module Diagrams

Figure 1 illustrates the major functional components of the HBCU-5710R. The 20-pin connection diagram of module printed circuit board of the module is shown in Figure 2. Figure 3 depicts the pin assignment of the MDI (RJ45 jack).

Figure 7 depicts the external configuration and dimensions of the module.

## Installation

The HBCU-5710R can be installed in or removed from any MultiSource Agreement (MSA) compliant Small Form Pluggable port whether the host equipment is operating or not. The module is simply inserted, small end first, underfinger-pressure. Controlledhot-pluggingis ensured by design and by 3 stage pin sequencing at the electrical interface to the host board. The module housing makes initial contact with the host board EMI shield, mitigating potential damage due to Electro-StaticDischarge (ESD). The module pins sequentially contact the (1) Ground, (2) Power, and (3) Signal pins of the hostboard surface mount connector. This printed circuitboard card-edge connector is depicted in Figure 2.


Figure 3: MDI (RJ 45J ack) Pin Assignment


Figure 1: Transceiver Functional Diagram


Note:
TX_FAULT and Rate_Select not used.
Figure 2: 20-pin Connection Diagram of M odule Printed Circuit Board

## Serial Identification (EEPROM)

The HBCU-5710R complies with an industry standard MultiSource Agreement that defines the serial identification protocol. This protocol uses the 2-wire serial CMOS EEPROM protocol of the ATMEL AT24C01A or equivalent. The contents of the HBCU-5710R serial ID memory are defined in Table 3 as specified in the SFP MSA.

## Controller and Data I/ 0

Data I/Os are designed to accept industry standard differential signals. In order to reduce the number of passive components required on the customer's board, Agilent has included the functionality of the transmitter bias resistors and coupling capacitors within the module. The transceiver is compatible with an "ac-coupled" configuration and is internally terminated. Figure 1 depicts the functional diagram of the HBCU-5710R.

Caution should be taken into account for the proper interconnection between the supporting Physical Layer integrated circuits and the HBCU-5710R. Figure 4 illustrates the recommended interface circuit.

Several control data signals and timing diagrams are implemented in the module and are depicted in Figure 6.

## Application Support

## Evaluation Kit

To help you in your preliminary transceiver evaluation, Agilent offers a 1.25 GBd Gigabit Ethernet evaluation board. This board will allow testing of the electrical parameters of transceiver. Please contact your local Field Sales representative for availability and ordering details.

## Reference Designs

Reference designs for the HBCU5710R electrical transceiver and the HDMP-1636A physicallayer IC are available to assist the equipment designer. Figure 4 depicts a typical application configuration, while Figure 5 depicts the MSA power supply filter circuit design. Please contact your local Field Sales engineer for more information regarding application tools.

## Regulatory Compliance

See Table 1 for transceiver Regulatory Compliance performance. The overall equipment design will determine the certification level. The transceiver performance is offered as a figure of merit to assist the designer.

## Electrostatic Discharge (ESD)

There are two conditions in which immunity to ESD damage is important. Table 1 documents our immunity to both of these conditions. The first condition is during handling of the transceiver prior to insertion into the transceiver port. To protect the transceiver, it is important to use normal ESD handling precautions. These precautions include using grounded wrist straps, work benches, and floor mats in ESD controlled areas. The ESD sensitivity of the HBCU-5710R is compatible with typical industry production environments. The second condition is static discharges to the exterior of the host equipment chassis after installation. To the extent that the RJ45 connector interface is exposed to the outside of the
host equipment chassis, it may be subject to system-level ESD requirements. The ESD performance of the HBCU-5710R exceeds typical industry standards.

## Immunity

Equipmenthosting the HBCU5710R modules will be subjected toradio-frequency electromagnetic fields in some environments. The transceivers have good immunity to such fields due to their shielded design.

## Electromagnetic Interference (EMI)

Most equipment designs utilizing these high-speed transceivers from Agilent will be required to meet the requirements of FCC in the United States, CENELEC EN55022 (CISPR 22A) in Europe and VCCI in Japan.

The metal housing and shielded design of the HBCU-5710R minimize the EMI challenge facing the host equipment designer. These transceivers provide superior EMI performance. This greatly assists the designer in the management of the overall system EMI performance.

## Flammability

The HBCU-5710R electrical transceiver housing is made of metal and high strength, heat resistant, chemically resistant, and UL 94V-0 flame retardant plastic.

## Caution

There are no user serviceable parts nor any maintenance required for the $\mathrm{HBCU}-5710 \mathrm{R}$. Tampering with or modifying the performance of the HBCU-5710R will result in voided product warranty. It may also result in improper operation of the HBCU-5710R circuitry, and possible overstress of the RJ 45 connector. Device degradation or product failure may result. Connection of the HBCU-5710R to a non-approved other 1000BASE-T module, operating above the recommended absolute maximum conditions or operating the HBCU-5710R in a manner inconsistent with its design and function may result in hazardous radiation exposure and may be considered an act of modifying or manufacturing an electrical module product.

Table 1: Regulatory Compliance

| Feature | Test M ethod | Performance |
| :---: | :---: | :---: |
| Electrostatic Discharge (ESD) to the Electrical Pins | MIL-STD-883C, M ethod 3015.4 <br> JEDEC/ EIA JESD22-A114-A | Class 2 (2000 Volts) |
| Electrostatic Discharge (ESD) to the RJ 45 Connector Receptacle | Variation of IEC 61000-4-2 | Typically withstand 15 kV ( Air Discharge), 8 kV ( Contact) without damage when the RJ 45 connector receptacle is contacted by a Human Body Model probe. |
| Electromagnetic Interference (EMI) | FCC Part 15 Class B CENELEC EN55022 Class B (CISPR 22A) VCCI Class 1 | System margins are dependent on customer board and chassis design. |
| Immunity | Variation of IEC 61000-4-3 | Typically shows a negligible effect from a 10 V/m field swept from 80 to 1000 MHz applied to the transceiver without a chassis enclosure. |
| Component Recognition | Underwriters Laboratories and Canadian Standards Association J oint Component Recognition for Information Technology Equipment Including Electrical Business Equipment | UL File \# E173874 <br> TUV File \# R 72031300 Page 2 |

## Ordering Information

Please contact your local field
sales engineer or one of Agilent's
franchised distributors for
ordering information. For
technical information, please
visit Agilent's web page at
www.agilent.com or contact
Agilent Semiconductor Products
Customer Response Center at 1-
800-235-0312.Forinformation
related to the MSA visit
www.schelto.com/SFP/index.html


Figure 4: Typical Application Configuration


Note:
Inductors must have less than 1 ohm series resistance per M SA
Figure 5: M SA Recommended Power Supply Filter

Table 2: 20-pin Connection Diagram Description


## Absolute M aximum Ratings

| Parameter | Symbol | Minimum | Typical | Maximum | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Storage Temperature | $\mathrm{T}_{\mathrm{s}}$ | -40 | +75 | ${ }^{\circ} \mathrm{C}$ | Note 1 |  |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ | -40 | +75 | ${ }^{\circ} \mathrm{C}$ | Note 1,2 |  |
| Relative Humidity | RH | 5 | 95 | $\%$ | Note 1 |  |
| Module Supply Voltage | $\mathrm{V}_{\mathrm{cC}} \mathrm{T}, \mathrm{R}$ | -0.5 | 3.6 | V | Note 1,2 |  |
| Data/ Control Input Voltage | $\mathrm{V}_{\mathrm{l}}$ | -0.5 | $\mathrm{~V}_{\mathrm{cc}}$ | V | Note 1 |  |
| Sense Output Current - M OD-DEF 2 |  |  | 5.0 | mA |  |  |

## Recommended Operating Conditions

| Parameter | Symbol | Minimum | Typical | Maximum | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ | Note 3 |
| Module Supply Voltage | $\mathrm{V}_{\mathrm{cC}} \mathrm{T}, \mathrm{R}$ | 3.135 | 3.3 | 3.465 | V | Note 3 |
| Data Rate |  |  | 1.25 |  | $\mathrm{~Gb} / \mathrm{s}$ | Note 3 |

Transceiver Electrical Characteristics
( $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathrm{T}, \mathrm{R}=3.3 \mathrm{~V} \pm 5 \%$ )

| Parameter | Symbol | M inimum | Typical | M aximum | Unit | N otes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Error Rate | BER |  |  | 10-10 |  | Note 4 |
| AC Electrical Characteristics |  |  |  |  |  |  |
| Power Supply Noise Rejection (peak-peak) | PSNR |  | 100 |  | mV | Note 5 |
| DC Electrical Characteristics |  |  |  |  |  |  |
| M odule supply current | $\mathrm{I}_{\text {c }}$ |  |  | 370 | mA | Note 6 |
| Power Dissipation | $P_{\text {diss }}$ |  |  | 1150 | mW |  |
| Sense Outputs: MOD-DEF 2 | $\mathrm{V}_{\text {OH }}$ | 2.4 |  | $V_{\text {cc }} T, R+0.3$ | V | Note 7 |
|  | $V_{01}$ |  |  | 0.4 | V |  |
| Control Inputs: <br> Transmitter Disable M OD-DEF 1,2 | $\mathrm{V}_{\text {H }}$ | 2.0 |  | $\mathrm{V}_{\text {cc }}$ | V | Note 7 |
|  | VIL | 0 |  | 0.8 | V |  |
| Control Inputs: <br> Transmitter Disable (TX_DISABLE) | $\mathrm{V}_{\text {IH }}$ | 2.0 |  | $\mathrm{V}_{\text {cc }}$ | V |  |
|  | $\mathrm{V}_{\text {IL }}$ | 0 |  | 0.4 | V |  |

## Notes:

1. Absolute $M$ aximum Ratings are those values beyond which damage to the device may occur if these limits are exceeded for other than a short period of time. See Reliability Data Sheet for specific reliability performance.
2. Between Absolute M aximum Ratings and the Recommended Operating Conditions functional performance is not intended, device reliability is not implied, and damage to the device may occur over an extended period of time.
3. Recommended Operating Conditions are those values outside of which functional performance is not intended, device reliability is not implied, and damage to the device may occur over an extended period of time. See Reliability Data Sheet for specific reliability performance later when it is ready.
4. 100 m Cat 5 cable.
5. MSA -specified filter is required on the host board to achieve PSNR performance over the frequency range 10 Hz to 2 M Hz .
6. ICC $\max$ at $3.1 \mathrm{~V},+70^{\circ} \mathrm{C}$.
7. LVTTL, external $4.7-10 \mathrm{~K} \Omega$ pull-Up resistor required.

Transmitter and Receiver Electrical Characteristics
( $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{\mathrm{CC}} \mathrm{T}, \mathrm{R}=3.3 \mathrm{~V} \pm 5 \%$ )

| Parameter | Symbol | Minimum | Typical | Maximum | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Data Input: <br> Transmitter Differential Input Voltage (TD $+/-$ ) | $\mathrm{V}_{1}$ | 500 | 2400 | mV | Note 1 |  |
| Data Output: <br> Receiver Differential Output Voltage (RD $+/-$ ) | $\mathrm{V}_{0}$ | 600 | 800 | mV | Note 2 |  |
| Receive Data Rise \& Fall Times (Receiver) | Trf |  | 250 | ps | Note 3 |  |

Transceiver Timing Characteristics
( $\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathrm{T}, \mathrm{R}=3.3 \mathrm{~V} \pm 5 \%$ )

| Parameter | Symbol | Minimum | Typical | Maximum | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Tx Disable Assert Time | t_off | Notes |  |  |  |
| Tx Disable Negate Time | t_on | NA | Note 5 |  |  |
| M odule Reset Assert Time | t_off_rst $^{\text {t_on_rst }}$ | NA | Note 5 |  |  |
| M odule Reset Negate Time | t_init | 10 | $\mu \mathrm{~s}$ | Note 6 |  |
| Time to initialize | t_fault | 300 | $\mu \mathrm{~s}$ | Note 7 |  |
| Tx Fault Assert Time | t_reset | 300 | ms |  |  |
| Tx Disable to Reset | t_ratesel | NA |  |  |  |
| Rate Select Change Time | F_serial_clock | NA |  |  |  |
| Serial ID Clock Rate |  | NA |  |  |  |

## Notes:

1. Internally ac coupled and terminated ( 100 Ohm differential). These levels are compatible with CM L and LVPECL voltage swings.
2. Internally ac coupled with an external 100 ohm differential load termination.
3. Represents nominal output voltage. User may change values through register 26.2:0. Please refer to Table 19 for output settings.
4. $20 \%-80 \%$ rise and fall times measured from the module's internally generated Gigabit Ethernet idle pattern at 1.25 Gbps .
5. Tx Disable function as described in the SFP MSA is not used in the 1000BASE-T module.
6. Time from rising edge of Tx Disable until link comes down.
7. Time from falling edge of Tx Disable until auto-negotiation starts.

t-init: M ODULE HOT-PLUGGED OR VOLTAGE APPLIED AFTER INSERTION, WHEN TX_DISABLE IS NEGATED

t-init: VOLTAGE APPLIED WHEN TX_DISABLE IS ASSERTED

t_off_rst \& t_on_rst: TX_DISABLE (RESET) ASSERTED THEN DE-ASSERTED

Figure 6: Transceiver Timing Diagrams
(M odule Installed Except W here Noted)

Table 3: EEPROM Serial ID M emory Contents at address A0

| Address | Hex | ASCII | Address | Hex | ASCII | Address | Hex | ASCII | Address | Hex | ASCII |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 03 |  | 40 | 48 | H | 68 | Note 1 |  | 96 | 20 |  |
| 1 | 04 |  | 41 | 42 | B | 69 | Note 1 |  | 97 | 20 |  |
| 2 | 00 |  | 42 | 43 | C | 70 | Note 1 |  | 98 | 20 |  |
| 3 | 00 |  | 43 | 55 | U | 71 | Note 1 |  | 99 | 20 |  |
| 4 | 00 |  | 44 | 2D | - | 72 | Note 1 |  | 100 | 20 |  |
| 5 | 00 |  | 45 | 35 | 5 | 73 | Note 1 |  | 101 | 20 |  |
| 6 | 08 |  | 46 | 37 | 7 | 74 | Note 1 |  | 102 | 20 |  |
| 7 | 00 |  | 47 | 31 | 1 | 75 | Note 1 |  | 103 | 20 |  |
| 8 | 00 |  | 48 | 30 | 0 | 76 | Note 1 |  | 104 | 20 |  |
| 9 | 00 |  | 49 | 52 | R | 77 | Note 1 |  | 105 | 20 |  |
| 10 | 00 |  | 50 | 20 |  | 78 | Note 1 |  | 106 | 20 |  |
| 11 | 01 |  | 51 | 20 |  | 79 | Note 1 |  | 107 | 20 |  |
| 12 | OD |  | 52 | 20 |  | 80 | Note 1 |  | 108 | 20 |  |
| 13 | 00 |  | 53 | 20 |  | 81 | Note 1 |  | 109 | 20 |  |
| 14 | 00 |  | 54 | 20 |  | 82 | Note 1 |  | 110 | 20 |  |
| 15 | 00 |  | 55 | 20 |  | 83 | Note 1 |  | 111 | 20 |  |
| 16 | 00 |  | 56 | 20 |  | 84 | Note 2 |  | 112 | 20 |  |
| 17 | 00 |  | 57 | 20 |  | 85 | Note 2 |  | 113 | 20 |  |
| 18 | 64 |  | 58 | 20 |  | 86 | Note 2 |  | 114 | 20 |  |
| 19 | 00 |  | 59 | 20 |  | 87 | Note 2 |  | 115 | 20 |  |
| 20 | 41 | A | 60 | 00 |  | 88 | Note 2 |  | 116 | 20 |  |
| 21 | 47 | G | 61 | 00 |  | 89 | Note 2 |  | 117 | 20 |  |
| 22 | 49 | I | 62 | 00 |  | 90 | 20 |  | 118 | 20 |  |
| 23 | 4C | L | 63 | Note3 |  | 91 | 20 |  | 119 | 20 |  |
| 24 | 45 | E | 64 | 00 |  | 92 | 00 |  | 120 | 20 |  |
| 25 | 4E | N | 65 | 10 |  | 93 | 00 |  | 121 | 20 |  |
| 26 | 54 | T | 66 | 00 |  | 94 | 00 |  | 122 | 20 |  |
| 27 | 20 |  | 67 | 00 |  | 95 | Note 3 |  | 123 | 20 |  |
| 28 | 20 |  |  |  |  |  |  |  | 124 | 20 |  |
| 29 | 20 |  |  |  |  |  |  |  | 125 | 20 |  |
| 30 | 20 |  |  |  |  |  |  |  | 126 | 20 |  |
| 31 | 20 |  |  |  |  |  |  |  | 127 | 20 |  |
| 32 | 20 |  |  |  |  |  |  |  |  |  |  |
| 33 | 20 |  |  |  |  |  |  |  |  |  |  |
| 34 | 20 |  |  |  |  |  |  |  |  |  |  |
| 35 | 20 |  |  |  |  |  |  |  |  |  |  |
| 36 | 00 |  |  |  |  |  |  |  |  |  |  |
| 37 | 00 |  |  |  |  |  |  |  |  |  |  |
| 38 | 30 |  |  |  |  |  |  |  |  |  |  |
| 39 | D3 |  |  |  |  |  |  |  |  |  |  |

## Notes:

1. Address $68-83$ specify a unique identifier.
2. Address $84-91$ specify the date code.
3. Addresses 63 and 95 are check sums. Address 63 is the check sum for bytes $0-62$ and address 95 is the check sum for bytes $64-94$.

10

## Internal ASIC Registers

The ASIC (or "PHY", for Physical Layer IC) in the transceiver module contains 32 registers. Each register contains 16 bits. The registers are summarized in Table 4 and detailed in Tables 5 through 22. Each bit is either Read Only (RO) or Read/Write (R/W). Some bits are also described as Latch High (LH) or Latch Low (LL) and/or Self Clearing (SC).

The registers are accessible through the 2 -wire serial CMOS EEPROM protocol of the ATMEL AT24C01A or equivalent. The address of the PHY is 1010110 x , where $x$ is the R/W bit. Each register's address is 000ууууу, where yyyyy is the binary equivalent of the register number. Write and read operations must send or receive 16 bits of data, so the "multipage" access protocol must be used.

Table 4. Summary of Internal IC Registers at address AC

| Register | Description |
| :--- | :--- |
| 0 | Control |
| 1 | Status |
| $2-3$ | N/A for SFP M odule |
| 4 | Auto-Negotiation Advertisement |
| 5 | Auto-Negotiation Link Partner Ability |
| 6 | Auto-Negotiation Expansion |
| 7 | Auto-Negotiation Next Page Transmit |
| 8 | Auto-Negotiation Link Partner Received Next Page |
| 9 | MASTER-SLAVE Control Register |
| 10 | MASTER-SLAVE Status Register |
| $11-15$ | N/A for SFP M odule |
| 16 | Extended Control 1 |
| 17 | Extended Status 1 |
| $18-19$ | N/A for SFP Module |
| 20 | Extended Control 2 |
| 21 | Receive Error Counter |
| 22 | Cable Diagnostic 1 |
| 23 | N/A for SFP Module |
| 26 | Extended Control 3 |
| 27 | Extended Status 2 |
| 31 | N/A for SFP Diagnostic 2 Module Function Registers |
| 29 |  |
| 10 |  |

Table 5: Register 0 (Control)

| Bit | Name | Description | Hardw are <br> Reset | Software <br> Reset |
| :--- | :--- | :--- | :--- | :--- |
| 0.15 | Reset | $1=$ PHY reset <br> $0=$ Normal Operation | Details |  |
| R/W |  | $1=$ Enable <br> $0=$ Disable | Loopback | 0 |
| R/W |  |  |  |  |

Table 6: Register 1 (Status)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1.15: 9 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 0000000 | 0000000 |  |
| $\begin{aligned} & 1.8 \\ & \text { RO } \end{aligned}$ | Extended Status | 1 = Extended status information in register 15 | 1 | 1 | Always 1 |
| $\begin{aligned} & 1.7 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 0 | 0 |  |
| $\begin{aligned} & 1.6 \\ & \text { RO } \end{aligned}$ | M F Preamble Suppression | $1=$ PHY will accept management frames with preamble suppressed. | 1 | 1 | Always 1 |
| $\begin{aligned} & 1.5 \\ & \text { RO } \end{aligned}$ | Auto-Negotiation Complete | ```1 = Auto-Negotiation Process Completed 0 = Auto-Negotiation Process Not Completed``` | 0 | 0 |  |
| $\begin{aligned} & 1.4 \\ & \text { RO/ LH } \end{aligned}$ | Remote Fault | $1=$ remote fault condition detected <br> 0 - no remote fault condition detected | 0 | 0 |  |
| $\begin{aligned} & 1.3 \\ & \text { RO } \end{aligned}$ | Auto-Negotiation Ability | $1=$ module is able to perform AutoNegotiation <br> $0=$ module is unable to perform AutoNegotiation | 1 | 1 |  |
| $\begin{aligned} & 1.2 \\ & \text { RO/ LL } \end{aligned}$ | Link Status | $\begin{aligned} & 1=\text { link is up } \\ & 0=\text { link is down } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 1.1 \\ & \text { RO/ LH } \end{aligned}$ | J abber Detect | 1 = jabber condition detected <br> $0=$ no jabber condition detected | 0 | 0 |  |
| $\begin{aligned} & 1.0 \\ & \text { RO } \end{aligned}$ | Extended Capability | 1 = extended register capabilities | 1 | 1 | Always 1 |

Table 7. Register 4 (Auto-Negotiation Advertisement)

| Bit | Name | Description | Hardw are Reset | Softw are Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 4.15:14 } \\ & \text { R/W } \end{aligned}$ | N/ A to SFP M odule |  | 00 | 00 | When writing to register 4, be sure to preserve the values of these bits. Changes to these values can interrupt the normal operation of the SFP module. |
| $\begin{aligned} & \hline 4.13 \\ & R / W \end{aligned}$ | Remote Fault | $1=$ Remote fault bit is set <br> $0=$ No remote fault | 0 | Retain | This bit takes effect after autonegotiation is restarted, either via bit 0.9 or because the link goes down. |
| $\begin{aligned} & 4.12 \\ & R / W \end{aligned}$ | N/A to SFP M odule |  | 0 | Retain |  |
| $\begin{aligned} & \text { 4.11:10 } \\ & \text { R/W } \end{aligned}$ | PAUSE Encoding | $11=$ Both Asymmetric PAUSE and Symmetric PAUSE toward local device $10=$ Asymmetric PAUSE toward link partner $01=$ Symmetric PAUSE $00=$ No PAUSE | 11 | Retain | This bit takes effect after autonegotiation is restarted, either via bit 0.9 or because the link goes down. |
| $\begin{aligned} & \text { 4.9:5 } \\ & \text { R/W } \end{aligned}$ | N/A to SFP M odule |  | 00000 | 00000 |  |
| $\begin{aligned} & \text { 4.4:0 } \\ & \text { RO } \end{aligned}$ | IEEE 802.3 Selector Field |  | 00001 | 00001 | Set per IEEE standard. |

Table 8: Register 5 (Auto-Negotiation Link Partner Ability)

| Bit | Name | Description | Hardw are Reset | Softw are Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 5.15 \\ & \text { RO } \end{aligned}$ | Next Page | 1 = Link partner advertises next page ability <br> $0=$ Link partner does not advertise next page ability | 0 | 0 |  |
| $\begin{aligned} & 5.14 \\ & \text { RO } \end{aligned}$ | Acknow ledge | 1 = Link partner acknow ledges receiving link code word from module $0=$ Link partner does not acknowledge receiving link code word from module | 0 | 0 |  |
| $\begin{aligned} & 5.13 \\ & \text { RO } \end{aligned}$ | Remote Fault | $1=$ Link partner has a remote fault <br> $0=$ Link partner does not have a remote fault | 0 | 0 |  |
| $\begin{aligned} & 5.12 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 0 | 0 |  |
| $\begin{aligned} & \text { 5.11:10 } \\ & \text { RO } \end{aligned}$ | PAUSE Encoding | $11=$ Asymmetric PAUSE and Symmetric <br> PAUSE toward local device <br> 10 = Asymmetric PAUSE tow ard link partner <br> 01 = Symmetric PAUSE <br> $00=$ No PAUSE | 00 | 00 |  |
| $\begin{aligned} & \text { 5.9:5 } \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 00000 | 00000 |  |
| $\begin{aligned} & \text { 5.4:0 } \\ & \text { RO } \end{aligned}$ | IEEE 802.3 Selector Field |  | 00000 | 00000 | Set per IEEE standard. |

Table 9: Register 6 (Auto-Negotiation Expansion)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 6.15:5 } \\ & \text { R0 } \end{aligned}$ | N/A to SFP Module |  | 00000000000 | 00000000000 |  |
| $\begin{aligned} & 6.4 \\ & \text { RO } \end{aligned}$ | Parallel Detection Fault | $1=\mathrm{A}$ fault has been detected via the Parallel Detection function $0=A$ fault has not been detected via the Parallel Detection function | 0 | 0 | This register is not valid until auto-negotiation is complete, as indicated by bit 1.5 . |
| $\begin{aligned} & 6.3 \\ & \text { RO } \end{aligned}$ | Link Partner Next Page Able | $1=$ Link partner is next page able <br> $0=$ Link partner is not next page able | 0 | 0 | See note in bit 6.4. |
| $\begin{aligned} & \hline 6.2 \\ & \text { RO } \end{aligned}$ | Next Page Able | $1=$ Local device is next page able <br> $0=$ Local device is not next page able | 1 | 1 | See note in bit 6.4. |
| $\begin{aligned} & \overline{6.1} \\ & \text { RO/LH } \end{aligned}$ | Page Received | $1=$ A new page has been received <br> $0=A$ new page has not been received | 0 | 0 | See note in bit 6.4. |
| $\begin{aligned} & 6.0 \\ & \text { RO } \end{aligned}$ | Link Partner AutoNegotiation Able | ```1 = Link partner is auto-negotiation able 0= Link partner is not auto-negotiation able``` | 0 | 0 | See note in bit 6.4. |

Table 10: Register 7 (Auto-Negotiation Next Page Transmit Register)

| Bit | Name | Description | Hardw are Reset | Softw are Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 7.15 \\ & \text { R/ W } \end{aligned}$ | Next Page | $\begin{aligned} & 1=\text { Additional next pages to follow } \\ & 0=\text { Last page } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 7.14 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 0 | 0 |  |
| $\begin{aligned} & 7.13 \\ & \text { R/W } \end{aligned}$ | M essage Page | $\begin{aligned} & 1=M \text { essage page } \\ & 0=\text { Unformatted page } \end{aligned}$ | 1 | 1 |  |
| $\begin{aligned} & 7.12 \\ & \text { R/W } \end{aligned}$ | Acknowledge 2 | $\begin{aligned} & 1=\text { Will comply with message } \\ & 0=\text { Will not comply with message } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 7.11 \\ & \text { RO } \end{aligned}$ | Toggle | 1 = previous value of the toggle bit was $00=$ previous value of the toggle bit was 1 | 0 | 0 |  |
| $\begin{aligned} & 7.10: 0 \\ & \mathrm{R} / \mathrm{W} \end{aligned}$ | M essage/ Unformatted Code Field |  | 00000000001 | 00000000001 |  |

Table 11: Register 8 (Auto-Negotiation Link Partner Received Next Page)

| Bit | Name | Description | Hardw are Reset | Softw are Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 8.15 \\ & \text { RO } \end{aligned}$ | Next Page | $\begin{aligned} & 1=\text { Additional next pages to follow } \\ & 0=\text { Last page } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 8.14 \\ & \text { RO } \end{aligned}$ | Acknowledge | $\begin{aligned} & 1=\text { Acknowledge received } \\ & 0=\text { Acknowledge not received } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 8.13 \\ & \text { RO } \end{aligned}$ | M essage Page | $\begin{aligned} & 1=M \text { essage page } \\ & 0=\text { Unformatted page } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 8.12 \\ & \text { RO } \end{aligned}$ | Acknow ledge 2 | $\begin{aligned} & 1=\text { Will comply with message } \\ & 0=\text { Will not comply with message } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 8.11 \\ & \text { RO } \end{aligned}$ | Toggle | $1=$ previous value of the toggle bit was $00=$ previous value of the toggle bit was 1 | 0 | 0 |  |
| $\begin{aligned} & 8.10: 0 \\ & \text { RO } \end{aligned}$ | M essage/ Unformatted Code Field |  | 00000000000 | 00000000000 |  |

Table 12: Register 9 (M ASTER-SLAVE Control)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 9.15: 13 \\ & \text { R/W } \end{aligned}$ | Transmitter Test M ode | $000=$ Normal Operation <br> $001=$ Transmit Waveform Test <br> $010=$ Transmit $J$ itter Test in M ASTER <br> Mode <br> 011 = Transmit J itter Test in SLAVE <br> Mode | 000 | 000 | The module enters test modes when MDI crossover is first disabled via bits 16.6:5. |
| $\begin{aligned} & 9.12 \\ & \text { R/W } \end{aligned}$ | M ASTER-SLAVE <br> M anual Config Enable | 1 = Enable MASTER-SLAVE M anual configuration value in register 9.11 $0=$ Disable M ASTER-SLAVE M anual configuration value in register 9.11 | 0 | Retain | This bit takes effect after autonegotiation is restarted via bit 0.9 . |
| $\begin{aligned} & 9.11 \\ & \text { R/W } \end{aligned}$ | MASTER-SLAVE Config Value | 1 = Configure PHY as MASTER during MASTER-SLAVE negotiation $0=$ Configure PHY as SLAVE during MASTER-SLAVE negotiation | 1 | Retain | This bit takes effect after autonegotiation is restarted via bit 0.9 . This bit is ignored unless bit 9.12 is 1. |
| $\begin{aligned} & 9.10 \\ & R / W \end{aligned}$ | Port Type | $\begin{aligned} & 1=\text { Prefer PHY as MASTER (multiport) } \\ & 0=\text { Prefer PHY as SLAVE (single port) } \end{aligned}$ | 1 | Retain | This bit takes effect after autonegotiation is restarted via bit 0.9 . This bit is ignored unless bit 9.12 is 0 . |
| $\begin{aligned} & 9.9 \\ & \text { R/W } \end{aligned}$ | 1000BASE-T Full Duplex | ```1 = Advertise PHY is 1000BASE-T full duplex capable 0 = Advertise PHY is not 1000BASE-T full duplex capable``` | 1 | Retain | This bit takes effect after autonegotiation is restarted via bit 0.9 . |
| $\begin{aligned} & 9.8 \\ & \text { R/W } \end{aligned}$ | 1000BASE-T Half Duplex | $1=$ Advertise PHY is 1000BASE-T half duplex capable <br> $0=$ Advertise PHY is not 1000BASE-T half duplex capable | 0 | Retain | This bit takes effect after autonegotiation is restarted via bit 0.9 . |
| $\begin{aligned} & 9.7: 0 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 00000000 | 00000000 |  |

Table 13: Register 10 (M ASTER-SLAVE Status)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 10.15 \\ & \text { RO/ LH/SC } \end{aligned}$ | M ASTER-SLAVE <br> Configuration Fault | $1=$ MASTER-SLAVE configuration fault detected $0=$ No MASTER-SLAVE configuration fault detected | 0 | 0 | This bit is cleared each time that this register is read. This bit clears on Auto-Negotiation enable or Auto-Negotiation complete. This bit is set if the number of failed MASTERSLAVE resolutions reaches 7. This bit is set if both PHY's are forced to MASTER's or SLAVE's at the same time using bits 9.12 and 9.11. |
| $\begin{aligned} & 10.14 \\ & \text { RO } \end{aligned}$ | M ASTER-SLAVE <br> Configuration Resolution | 1 = Local PHY configuration resolved to MASTER <br> $0=$ Local PHY configuration resolved to SLAVE | 0 | 0 |  |
| $\begin{aligned} & 10.13 \\ & \text { RO } \end{aligned}$ | Local Receiver Status | $\begin{aligned} & 1=\text { Local Receiver OK } \\ & 0=\text { Local Receiver not OK } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 10.12 \\ & \text { RO } \end{aligned}$ | Remote Receiver Status | $\begin{aligned} & 1=\text { Remote Receiver OK } \\ & 0=\text { Remote Receiver not OK } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & 10.11 \\ & \text { RO } \end{aligned}$ | Link Partner Full Duplex | 1 = Link Partner is capable of 1000BASE-T full duplex $0=$ Link Parnter is not capable of 1000BASE-T full duplex | 0 | 0 | This bit is valid only when the Page Received bit (6.1) is set to 1. |
| $\begin{aligned} & 10.10 \\ & \text { RO } \end{aligned}$ | Link Partner Half Duplex | 1 = Link Partner is capable of 1000BASE-T half duplex $0=$ Link Parnter is not capable of 1000BASE-T half duplex | 0 | 0 | This bit is valid only when the Page Received bit (6.1) is set to 1. |
| 10.9:8 | N/A to SFP M odule |  | 00 | 00 |  |
| $\begin{aligned} & 10.7: 0 \\ & \text { RO/ SC } \end{aligned}$ | Idle Error Count | Counts errors when receiving idle patterns. | 00000000 | 00000000 | These bits do not roll-over when they are all one's. |

Table 14: Register 16 (Extended Control 1)

| Bit | Name | Description <br> 16.15:7 <br> R/ W | N/A to SFP M odule |  |
| :--- | :--- | :--- | :--- | :--- |
| Reset |  |  |  |  |

Table 15: Register 17 (Extended Status 1)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 17.15: 14 \\ & \text { RO } \end{aligned}$ | Speed | $10=1000 \mathrm{M}$ bps | 0 | Retain | This bit is only valid after bit 17.11 is set. |
| $\begin{aligned} & 17.13 \\ & \text { RO } \end{aligned}$ | Duplex | $\begin{aligned} & 1=\text { Full duplex } \\ & 0=\text { Half duplex } \end{aligned}$ | 0 | Retain | This bit is only valid after bit 17.11 is set. |
| $\begin{aligned} & 17.12 \\ & \text { RO/ LH } \end{aligned}$ | Page Received | 1 = Page received <br> $0=$ Page not received | 0 | 0 |  |
| $\begin{aligned} & 17.11 \\ & \text { RO } \end{aligned}$ | Speed and Duplex Resolved | $\begin{aligned} & 1=\text { Resolved } \\ & 0=\text { Speed not resolved } \end{aligned}$ | 0 | 0 | This bit is set when autonegotiation is either completed or disabled. |
| $\begin{aligned} & \hline 17.10 \\ & \text { RO } \end{aligned}$ | Link | $\begin{aligned} & 1=\text { Link up } \\ & 0=\text { Link down } \end{aligned}$ | 0 | 0 |  |
| $\begin{aligned} & \text { 17.9:7 } \\ & \text { RO } \end{aligned}$ | Cable Length | $\begin{aligned} & 000=<50 \mathrm{~m} \\ & 001=50-80 \mathrm{~m} \\ & 010=80-110 \mathrm{~m} \\ & 011=110-140 \mathrm{~m} \\ & 100=>140 \mathrm{~m} \end{aligned}$ | 000 | 000 |  |
| $\begin{aligned} & 17.6 \\ & \text { RO } \end{aligned}$ | M DI Crossover Status | $\begin{aligned} & 1=\text { Crossover } \\ & 0=\text { No crossover } \end{aligned}$ | 0 | 0 | Crossover means that pairs A+/ - (pins $1 \& 2$ on the RJ 45 jack) and $\mathrm{B}+/-($ pins $3 \& 6$ ) are interchanged and $\mathrm{C}+/$ - (pins 4 \&5) and D+/ - (pins $7 \& 8$ ) are interchanged. This bit is only valid after bit 17.11 is set. |
| $\begin{aligned} & 17.5: 4 \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 00 | 00 |  |
| $\begin{aligned} & 17.3 \\ & \text { RO } \end{aligned}$ | M AC Transmit Pause Enabled | $\begin{aligned} & 1=\text { Transmit pause enabled } \\ & 0=\text { Transmit pause disabled } \end{aligned}$ | 0 | 0 | This bit reflects the capability of the MAC to which the module is connected on the serial side. This bit is only valid after bit 17.11 is set. |
| $\begin{aligned} & 17.2 \\ & \text { RO } \end{aligned}$ | MAC Receive Pause Enabled | $\begin{aligned} & 1=\text { Receive pause enabled } \\ & 0=\text { Receive pause disabled } \end{aligned}$ | 0 | 0 | This bit reflects the capability of the MAC to which the module is connected on the serial side. This bit is only valid after bit 17.11 is set. |
| $17.1$ | Polarity | $\begin{aligned} & 1=\text { Polarity reversed } \\ & 0=\text { Polarity not reversed } \end{aligned}$ | 0 | 0 | This bit is set if any of the four twisted pairs have the + and wires reversed. |
| $\begin{aligned} & 17.0 \\ & \text { RO } \end{aligned}$ | $J$ abber | $\begin{aligned} & 1=J \text { abber detected } \\ & 0=\text { No jabber detected } \end{aligned}$ | 0 |  |  |

Table 16: Register 20 (Extended Control 2)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 20.15 \\ & \text { RO } \end{aligned}$ | Link down on no idles | $\begin{aligned} & 1=\text { Link lock lost } \\ & 0=\text { Link lock intact } \end{aligned}$ | 0 | 0 | If idle patterns are not seen within 1 ms, link lock is lost and link is brought down. |
| $\begin{aligned} & \text { 20.14:4 } \\ & \text { R/W } \end{aligned}$ | N/A to SFP M odule |  | 00011000110 | 0001100110 | When writing to register 20, be sure to preserve the values of these bits. Changes to these values can interrupt the normal operation of the SFP module. |
| $\begin{aligned} & 20.3 \\ & \text { R/W } \end{aligned}$ | Clause 37 AutoNegotiation Enable | $\begin{aligned} & 0=\text { Disable BASE-X auto-negotiation } \\ & 1=\text { Enable BASE-X auto-negotiation } \end{aligned}$ | 1 | Update | Changes to this bit take effect after software reset. |
| $\begin{aligned} & \text { 20.2:0 } \\ & \text { R/W } \end{aligned}$ | N/ A to SFP M odule |  | 000 | 000 | When writing to register 20 , be sure to preserve the values of these bits. Changes to these values can interrupt the normal operation of the SFP module. |

Table 17: Register 21 (Receive Error Counter)

| Bit | Name | Description | Hardware <br> Reset | Software <br> Reset | Details |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 21.15:0 | Receive errors | Counts errors received on the <br> RO/SC | 0 | 0 | These bits do not roll-over <br> when they are all one's. |

Table 18: Register 22 (Cable Diagnostic 1)

| B it | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 22.7:0 } \\ & \text { R/ W } \end{aligned}$ | BASE-X/ BASE-TAuto- <br> Negotiation Register Select | $00000000=$ Registers $0-1,14-8$ and 1719 are BASE-T values00000001= Registers 0-1, 14-8 and 17-19 are BASE$X$ values | 00000000 | Retain | Overlapping usage with VCT (see below) |
| $\begin{aligned} & 22.15: 8 \\ & \text { RO } \end{aligned}$ | N/A to SFP Module |  |  |  |  |
| $\begin{aligned} & \text { 22.1:0 } \\ & \text { R/ W } \end{aligned}$ | M DI Pair Select | $\begin{aligned} & 00=\text { Pins } 1 \& 2(\text { Channel A) } \\ & 01=\text { Pins } 3 \& 6(\text { Channel B) } \\ & 10=\text { Pins } 4 \& 5(\text { Channel C) } \\ & 11=\text { Pins } 7 \& 8(\text { Channel D) } \end{aligned}$ | 00 | Retain | For VCT results, choose the twisted pair on which register 28 will display. |

Table 19: Register 26 (Extended Control 3)

| Bit | Name | Description | Hardw are Reset | Softw are Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 26.15:8 } \\ & \text { RO } \end{aligned}$ | N/A to SFP M odule |  | 00000000 | Retain |  |
| $\begin{aligned} & \text { 26.7:3 } \\ & \text { R/W } \end{aligned}$ | N/A to SFP M odule |  | 00001 | Update | W hen writing to register 26 , be sure to preserve the values of these bits. Changes to these values can interrupt the normal operation of the SFP module. |
| $\begin{aligned} & \text { 26.2:0 } \\ & \text { R/W } \end{aligned}$ | RD+/ - Output Amplitude | $\begin{aligned} & 000=0.50 \mathrm{~V} \\ & 001=0.55 \mathrm{~V} \\ & 010=0.60 \mathrm{~V} \\ & 011=0.65 \mathrm{~V} \\ & 100=0.70 \mathrm{~V} \\ & 101=0.75 \mathrm{~V} \\ & 110=0.80 \mathrm{~V} \\ & 111=0.85 \mathrm{~V} \end{aligned}$ | 010 | Retain | All voltages measured peak-topeak into a 100 -ohm load. <br> Output amplitude values are approximate. |

Table 20: Register 27 (Extended Status 2)

| Bit | Name | Description | Hardw are <br> Reset | Software <br> Reset |
| :--- | :--- | :--- | :--- | :--- |
| 27.15:13 <br> RO/ SC | N/A to SFP M odule |  | 100 | Update <br> $(27.15)$, Retain <br> $(27.14: 13)$ |

Table 21: Register 28 (Cable Diagnostic 2)

| Bit | Name | Description | Hardw are Reset | Software Reset | Details |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 28.15 \\ & \mathrm{R} / \mathrm{W} \end{aligned}$ | Enable Cable Diagnostic Test | $\begin{aligned} & 1=\text { Enable test } \\ & 0=\text { disable test } \end{aligned}$ | 0 | 0 | The test can only be performed when the link is down. If the link partner is trying to autonegotiate or if the link partner is sending out idle link pulses, the test will proceed. |
| $\begin{aligned} & \text { 28.14:13 } \\ & \text { RO } \end{aligned}$ | Status | $\begin{aligned} & 11=\text { Test fail } \\ & 10=\text { Open detected in twisted pair } \\ & 01=\text { Short detected in twisted pair } \\ & 00=\text { No short or open detected in } \\ & \text { twisted pair } \end{aligned}$ | 00 | 00 | The twisted pair under test is specified in register 22. |
| $\begin{aligned} & \text { 28.12:8 } \\ & \text { RO } \end{aligned}$ | Reflected M agnitude | $\begin{aligned} & 11111=1 \mathrm{~V} \\ & 10000=0 \mathrm{~V} \\ & 00000=-1 \mathrm{~V} \end{aligned}$ | 00000 | 00000 | The twisted pair under test is specified in register 22. |
| $\begin{aligned} & \text { 28.7:0 } \\ & \text { RO } \end{aligned}$ | Distance | Distance to the short or open | 00000000 | 00000000 | The distance is given in meters by $13 / 16$ * (decimal equivalent of 28.7:0) +32 .The twisted pair under test is specified in register 22. If no short or open is detected, these bits are 0's. |

Table 22: Registers 29-30 (Specific Function Registers)
Specific function registers are used to enable special functions such as packet generator, CRC error check and external loopback.


CASE TEMPERATURE


Figure 7a: Module Drawing (dimensions in millimeter)


NOTE:
DIMENS ONS N MILLIMETERS.

Figure 7b. Assembly Drawing


NOTES:
(1) PADS AND VIAS ARE
(2) THRDUGH HOLES.
(3) HATCHED AREA DENOTES COMPONENT
3) AND TRACE KEEPOUT (EXCEPT
(4) AREA DENOTES COMPONENT KEEP-
OUT (TRACES ALLOWED).

DIMENSIONS ARE IN MILLIMETERS

DETAIL 1

Figure 7c. SFP Host Board Mechanical Layout
www .agilent.com/ semiconductors

For product information and a complete list of distributors, please go to our web site.
For technical assistance call:
Americas/ Canada: +1 (800) 235-0312 or
(916) 788-6763

Europe: +49 (0) 644192460
China:10800 6500017
Hong Kong: (+65) 67562394
India,Australia,New Zealand:(+65)6755 1939
J apan:(+813)3335-8152(Domestic/ International), or
0120-61-1280(Domestic Only)
Korea:(+65) 67551989
Singapore, M alaysia, Vietnam, Thailand, Philippines,
Indonesia:(+65)67552044
Taiwan:(+65)6755 1843
Data subject to change.
Copyright © 2004AgilentTechnologies, Inc.
February 12,2004
5989-0570EN

