## -Overview

BD9845FV is an IC containing a circuit of switching regulator controller by pulse width modulation system.
This circuit can be used for step-down DC/DC converter operation.
In addition, the package is designed compact, and is optimum for compact power supply for many kinds of equipment.

## -Feature

1) High voltage resistance input (Vcc=35V)
2) FET driver circuit is contained (step-down circuit 1 output).
3) Error amplifier reference voltage ( $1.0 \mathrm{~V} \pm 1 \%$ ) and REG output circuit ( 2.5 V ) are contained.
4) Overcurrent detection circuit is contained.
5) Soft start and pause period can be adjusted.
6) Three modes of standby, master, and slave can be switched. (iccs = 0 uA typ in standby mode.)
7) ON/OFF control is enabled independently for each channel. (DT terminal)

## - Application

LCD, PDP, PC, AV, Printer, DVD, Projector TV, Fax, Copy machine, Measuring instrument, etc.
-Absolute maximum rating

| Item | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | Vcc | 36 | V |
| Permissible loss | Pd | $500 * 1$ | mW |
| OUT terminal voltage resistance | OUT | Vcc-7V to Vcc | V |
| C5V terminal voltage resistance | C 5 V | Vcc-7V to Vcc | V |
| Operation temperature range | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Joint temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ |

*1 When glass epoxy board $70.0 \mathrm{~mm} \times 70.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ is installed onboard. Reduced by $4.0 \mathrm{~mW} / \mathrm{C}$ above $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

Operating condition $(\mathrm{Ta}_{\left.\mathbf{2}=\mathbf{2} \mathbf{5}^{\circ} \mathrm{C}\right)}^{|$|  Item  |  Symbol  |  Range  |  Unit  |
| :--- | :---: | :---: | :---: |
|  Supply voltage  |  Vcc  | 3.6  to  35 | V |
|  Output terminal voltage  |  OUT  |  C  $5 \mathrm{~V}-\mathrm{Vcc}$ | V |
|  Timing capacity  |  CCT  | 47  to  3000 | pF |
|  Oscillation frequency  |  Fosc  | 100  to  1500 | kHz |
|  STB input voltage  |  VSTB  | 0  to  Vcc | V |
|  SEL input voltage  |  VSELTB  | 0  to  Vcc | V |$\left} \begin{array}{l}\end{array}\right.$

- Electric characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=6 \mathrm{~V}\right.$ unless otherwise specified)

| Item | Symbol | Standard value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [VREF output unit] |  |  |  |  |  |  |
| Output voltage | VREF | 2.450 | 2.500 | 2.550 | V | $\mathrm{lo}=0.1 \mathrm{~mA}$ |
| Input stability | Line reg. | - | 1 | 10 | mV | $\mathrm{Vcc}=3.6 \mathrm{~V} \rightarrow 35 \mathrm{~V}$ |
| Load stability | Load reg. | - | 2 | 10 | mV | $\mathrm{Io}=0.1 \mathrm{~mA} \rightarrow 2 \mathrm{~mA}$ |
| Current capacity | IomAX | 2 | 13 | - | mA | VREF=(typ.) $\times 0.95$ |
| [Triangular wave oscillator] |  |  |  |  |  |  |
| Oscillation frequency | Fosc | 95 | 106 | 117 | kHz | Ccp=1800 pF |
| Frequency fluctuation | FDV | - | 0 | 1 | \% | $\mathrm{Vcc}=3.6 \mathrm{~V} \rightarrow 35 \mathrm{~V}$ |
| [Soft start unit] |  |  |  |  |  |  |
| SS source current | Issso | 1.4 | 2 | 2.6 | $\mu \mathrm{A}$ | SS=0.5 V |
| SS sink current | ISSSI | 5 | 12 | - | mA | SS=0.5 V |
| [Pause period adjusting circuit] |  |  |  |  |  |  |
| DT input bias current | IDT | - | 0.1 | 1 | $\mu \mathrm{A}$ | DT=1.75 V |
| DT sink current | IDTSI | 1 | 3.3 | - | mA | DT=1.75 V, (OCP+)-(OCP-)=0.5 V |
| [Low input malfunction preventing circuit] |  |  |  |  |  |  |
| Threshold voltage | VUTH | 3.0 | 3.2 | 3.4 | V | Vcc start detection |
| Hysteresis | VUHYS | - | 0.15 | 0.25 | V |  |
| [Error amplifier] |  |  |  |  |  |  |
| Non-inverting input reference voltage | Vinv | 0.99 | 1 | 1.01 | V | INV=FB |
| Reference voltage supply fluctuation | dVinv | - | 1 | 6 | mV | $\mathrm{Vcc}=3.6 \mathrm{~V} \rightarrow 35 \mathrm{~V}$ |
| INV input bias current | IIB | - | 0 | 1 | $\mu \mathrm{A}$ | INV=1 V |
| Open gain | AV | 65 | 85 | - | dB |  |
| Max output voltage | VFBH | 2.30 | - | VREF | V |  |
| Min output voltage | VFBL | - | 0.6 | 1.3 | V |  |
| Output sink current | IFBSI | 0.5 | 1.5 | - | mA | FB=1.25 V, INV=1.5 V |
| Output source current | IFBSO | 50 | 105 | - | $\mu \mathrm{A}$ | FB=1.25 V, INV=0.5 V |
| [PWM comparator] |  |  |  |  |  |  |
| Input threshold voltage(fosc=100kHz) | Vto | 1.4 | 1.5 | 1.6 | V | On duty 0\% |
|  | Vt100 | 1.9 | 2 | 2.1 | V | On duty 100\% |
| [Output unit] |  |  |  |  |  |  |
| Output ON resistance H | Ronh | - | 4.0 | 10 | $\Omega$ | Ronh=(Vcc -OUT)/ lout, lout=0.1 A |
| Output ON resistance L | RonL | - | 3.3 | 10 | $\Omega$ | Ronl=(OUT-C5 V)/ lout, lout=0.1 A |
| C5V clamp voltage | Vclmp | 4.5 | 5 | 5.5 | V | Vclmp $=$ Vcc-C5V , Vcc >7 V |
| [Overcurrent protection circuit] |  |  |  |  |  |  |
| Overcurrent detection threshold voltage | VOCPTH | 0.04 | 0.05 | 0.06 | V | Voltage between(OCP+) and (OCP-) |
| OCP-input bias current | IOCP- | - | 0.1 | 10 | $\mu \mathrm{A}$ | OCP+= Vcc, OCP-= Vcc-0.5 V |
| Overcurrent detection delay time | tdocpth | - | 200 | 400 | ns | OCP-= Vcc $\rightarrow \mathrm{Vcc}-0.2 \mathrm{~V}$ |
| Overcurrent detection minimum retention time | tdocpre | 0.8 | 1.6 | - | ms | OCP-= Vcc-0.2 V $\rightarrow$ Vcc |
| [Standby changeover unit] |  |  |  |  |  |  |
| STB flow-in current | ISTB | - | 55 | 100 | $\mu \mathrm{A}$ | STB=6V |
| Standby mode setting range | Vstbl | 0 | - | 0.5 | V |  |
| Active (master) mode setting range | Vstbh | 3.0 | - | Vcc | V |  |
| SEL flow-in current | ISEL | - | 15 | 30 | $\mu \mathrm{A}$ | SEL=2.5V |
| Master mode setting range | VseLL | 0 | - | 0.5 | V |  |
| Slave mode setting range | VSELH | 2.0 | - | Vcc | V |  |
| [Device overall] |  |  |  |  |  |  |
| Standby current | Iccs | - | 0 | 1 | $\mu \mathrm{A}$ | STB=0 V |
| Average power consumption | ICCA | 1 | 2.4 | 4 | mA | $\mathrm{INV}=0 \mathrm{~V}, \mathrm{FB}=\mathrm{H}, \mathrm{DT}=1.75 \mathrm{~V}$ |

* Radiation resistance design is not applied.


## - Reference data



Fig. 1 Standby current temperature characteristics


Fig. 4 VREF supply voltage characteristics


Fig. 7 UVLO threshold temperature characteristics


Fig. 10 Error amplifier reference voltage temperature characteristics


Fig. 2 Circuit current in operation


Fig. 5 VREF current capability


Fig. 8 Error amplifier I/O characteristics


Fig. 11 FB output source current


Fig. 3 Circuit current temperature characteristics in operation


Fig. 6 VREF temperature characteristics


Fig. 9 Error amplifier input current


Fig. 12 FB output sink current

## - Reference data



Fig. 13 SS source current


Fig. 16 Oscillation frequency temperature characteristics


Fig. 19 Output Duty-VDT characteristics (100kHz)


Fig. 22 Output ON resistance L (RONH)


Fig. 14 SS sink current


Fig. 17 DT bias current


Fig. 20 Output Duty-VDT characteristics ( 1.5 MHz )


Fig. 23 STB flow-in current


Fig. 15 SS source current temperature characteristics


Fig. 18 DT sink current


Fig. 21 Output ON resistance H (RONH)


Fig. 24 Overcurrent detection voltage temperature characteristics

## - Reference data



Fig. 25 C5V saturation voltage


Fig. 26 C5V load regulation


Fig. 27 C5V line regulation

## - Block diagram/Pin layout




Fig. 29 Pin layout

| Terminal <br> number | Terminal <br> name | Function |
| :---: | :---: | :--- |
| 1 | VREF | Reference voltage (2.5V) output terminal |
| 2 | CT | Timing capacity external terminal |
| 3 | GND | GROUND |
| 4 | STB | Standby mode setting terminal |
| 5 | C5V | Output L side voltage (Vcc-5V) |
| 6 | OUT | Output |
| 7 | Vcc | Power terminal |
| 8 | OCP+ | Output Overcurrent detector + Input terminal |
| 9 | OCP- | Output Overcurrent detector - Input terminal |
| 10 | SEL | Master/Slave mode setting terminal |
| 11 | FB | Output Error amplifier output terminal |
| 12 | INV | Output Error amplifier - input terminal |
| 13 | SS | Output $\quad$ Soft start time setting terminal |
| 14 | DT | Output $\quad$ Dead time setting terminal |

## -Operation description of each block and function

1) REG (reference voltage unit)

As for REG $(2.5 \mathrm{~V})$, reference voltage $(2.5 \mathrm{~V})$ stabilized better than supply voltage input to VCC terminal is supplied as an operation voltage of IC internal circuit, as well as output outside through VREF terminal. Insert a capacitor of 1 uF to VREF terminal.
As for REG (VCC-5V), voltage of VCC-5V is supplied as power supply (LDO) of driver circuit (DRV) of OUT terminal, as well as output outside through C5V terminal. Insert a capacitor of 1 uF to VCC terminal of C5V terminal.
2) ERR Amp (error amplifier)

In step-down application, inverting input INV of error amplifier detects output voltage by sending back feedback current from final output stage (on load side) of switching regulator. R1 and R2 connected to this input terminal are resistor for setting output voltage. Non-inverting input of amplifier is a reference input of error amplifier itself by adding reference voltage (1.0V) inside IC. Rf and Cf connected between FB, which is output from error amplifier, and INV are for feedback of error amplifier, and allows setting of loop gain.
FB is connected to PWM Comp and supplied as non-inverting input.
Setting of output voltage (Vo) is as follows:

$$
\text { Vo }=\frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 2} \times 1.0 \mathrm{~V}
$$



Fig. 30
3) OSC (triangular wave oscillating unit)

Generates triangular wave for inputting to PWM Comp.
First, timing capacitor $\mathrm{C}_{\text {CT }}$ connected between CT terminal and GND is charged by constant current ( 200 uA ) generated inside IC. When CT voltage reaches 2.0 V typ, the comparator is switched, and then $\mathrm{C}_{\mathrm{CT}}$ is discharged by constant current $(200 \mu \mathrm{~A})$. Then, when CT voltage reaches 1.5 V , the comparator is switched again, and $\mathrm{C}_{\text {ст }}$ is charged again. This repetition generates triangular wave.

Oscillation frequency is determined by externally mounted $\mathrm{C}_{\mathrm{CT}}$ through theoretical formula below:
Fosc $\fallingdotseq$ ICT/(2 •Сст• $\Delta$ Vosc $)$
ICT : CT sink/source current 200 uA typ
$\Delta$ Vosc: Triangular wave amplifying voltage $=(\mathrm{Vt0}-\mathrm{Vt} 100)=0.50 \mathrm{~V}$ typ.
Here, error from theoretical formula is caused by delay of internal circuit at a high frequency. See the graph in Fig 31 for setting.
This triangular wave can be taken out through CT terminal. It is also possible to input the oscillator externally by switching to slave mode described later. Waveform input here in principle must be triangular wave of V peak $=(1.5 \mathrm{~V} \Leftrightarrow 2.0 \mathrm{~V})$ equivalent to internal oscillation circuit.

External input voltage range
$\mathrm{VCT}: 1.4 \mathrm{~V}<\mathrm{VCT}<2.3 \mathrm{~V}$
Standard external $\mathrm{C}_{\mathrm{CT}}$ range
CCT: MIN. 47 pF - MAX. 3000 pF


Fig. 31
4) Soft start (soft start function)

It is possible to provide SS terminal (13pin) with soft start function by connecting $\mathrm{C}_{\mathrm{ss}}$ as shown on the right.
Soft start time TSS is shown by the formula below:

Tss = Css.
Css : SS terminal connection capacity

| Vinv | Vinv: Error amplifier reference voltage |
| :--- | :--- |
|  | Issso |
| $(1 \mathrm{~V}$ typ) |  |

(Ex) When Css $=0.01 \mathrm{uF}$
Issso : SS source current (2uA typ)

$$
\begin{aligned}
\text { Tss } & =\frac{0.01 \times 10^{-6} \times 1}{2 \times 10^{-6}} \\
& =5[\mathrm{msec}]
\end{aligned}
$$

In order to function soft start, time must be set longer enough than start time of power supply and STB.
It is also possible to provide function of soft start by connecting the resistor (R1/R2) and capacitor (CDT) to DT terminal (14pin) as shown on the right.


Fig. 32


Fig. 33
5) PWM Comp - DEAD TIME (Pause period adjusting circuit - dead time)

Dead time can be set by applying voltage dividing resistance between VREF and GND to DT terminal.
PWM Comp compares the input dead time voltage (DT terminal voltage) and error voltage from Err Amp (FB terminal voltage) with triangular wave, and turns off and on the output. When dead time voltage < error voltage, duty of output is determined by dead time voltage. (When dead time setting is not used, pull up DT terminal to VREF terminal with resistor approx 10 k ohms.)
Dead time voltage VDT in Fig 32 is shown by the formula below:

$$
\mathrm{VDT}=\mathrm{VREF} \cdot \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}
$$

Relation between VDT and Duty [See the graph on the right.]

|  | Duty 100\% |  |  | Duty 0\% |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | min | typ | max | $\min$ | typ | $\max$ |  |
| When $\mathrm{f}=100 \mathrm{kHz}$ | 1.9 | 2.0 | 2.1 | 1.4 | 1.5 | 1.6 |  |
| When $\mathrm{f}=1.5 \mathrm{MHz}$ | 1.95 | 2.1 | 2.25 | 1.35 | 1.5 | 1.65 |  |
| [Unit : V] |  |  |  |  |  |  |  |

Be careful when oscillation frequency is high, upper/lower limit of triangular wave ( $\mathrm{Vt} 100 / \mathrm{Vt0}$ ) is shifted by delay time of comparator to directions expanding amplitude.
6) OCP Comp (overcurrent detection circuit)

This function provides protection by forcibly turning off the output when abnormal overcurrent flows due to shorting of output, etc. When voltage between terminal OCP+(8pin)/OCP-(9pin) monitoring the current with sense resistor exceeds overcurrent detection voltage ( 50 mV typ), it is determined as overcurrent condition, and switching operation is stopped immediately by setting OUT to "H" and DT,SS (and FB) to "L".
It is automatically recovered when voltage between terminal OCP+/OCPis below overcurrent detection voltage.
In addition, although hysteresis, etc. are not set here, minimum detection retention time ( 1.6 ms typ) is set for suppressing the heating of FET, etc. (See the timing chart.)
When the overcurrent detection circuit is not used, short-circuit both terminal OCP+/OCP- to VCC pin.


Fig. 34


Fig. 35
7) STB /SEL(Standby/Master/Slave function)

Standby mode and normal mode can be switched by STB terminal (4pin).

1. When $\mathrm{STB}<0.5 \mathrm{~V}$, standby mode is set.

Out put stop (OUT=H) and REG also stops. Circuit current is also Isc $=0 \mathrm{uA}$ here.
2. When $\mathrm{STB}>3.0 \mathrm{~V}$, normal operation mode is set.

All circuits operate. Use the controller normally in this range.
Master mode and slave mode can be switched by SEL terminal (10pin).

1. When $\mathrm{SEL}<0.5 \mathrm{~V}$, master mode is set.

All circuits operate.
2. When $\mathrm{SEL}>0.5 \mathrm{~V}$, slave mode is set.

Operation status is set, but OSC block alone is stopped, CT terminal is High-Z here, and triangular wave is not output.(PWM circuit and protection circuit perform the same operation as usual.) Therefore, if the controller is used in this more without using master IC, triangular wave is not emitted, operation is unstable, and normal output cannot be obtained. Be careful.
8) OUT (Output: External FET gate drive)

OUT terminal (6pin) is capable of directly driving the gate of external (PchMOS) FET. Amplitude of output is restricted between Vcc and C5V (Vcc-5V), and is not restricted by voltage resistance of gate by input voltage, which allows broad selection of FET.
However, for precaution when selecting FET, there is a restriction that input capacity of gate is determined by current capability of C5V and permissible loss of IC, therefore refer to the permissible range in the graph on the right when determining FET.


Fig. 36
9) Protection (other protection functions)

This IC is equipped with low input malfunction prevention circuit (UVLO) and abnormal temperature protection circuit (TSD) in addition to overcurrent detection circuit (OCP).
Low input malfunction prevention circuit is for preventing unstable output when input voltage is low.
Three positions of $\mathrm{Vcc}(3.2 \mathrm{~V})$, $\operatorname{VREF}(2.35 \mathrm{~V})$, and $\mathrm{C} 5 \mathrm{~V}(\mathrm{Vcc}-3 \mathrm{~V})$ are monitored, and output is made only when all are canceled. (See the timing chart.)
Abnormal temperature protection circuit is for protecting IC chip from destruction for preventing runaway when abnormal heating is caused on IC exceeding rated temperature. (It does not operate normally.)
Apply a design with full margin allowed for heating in consideration of permissible loss.

## - Timing chart

OStarting characteristics (UVLO cancel) and standby operation


OOvercurrent detection (When output is shorted: Overcurrent detection and cancel are repeated at a specified time interval.)


## - Example of application circuit



Fig. 37

1) Setting of output unit coil (L) and capacitor (Co)

Set the coil and capacitor as follows in step-down application:
<Setting of L-value>
When load current gets heavy, the current flowing through the coil gets continuous, and the relation below is established: Vin: Input voltage

$$
\mathrm{L}=\frac{\mathrm{Tsw}}{\Delta \mathrm{IL}} \times \frac{(\mathrm{Vin}-\mathrm{Vo}) \times \mathrm{Vo}}{\mathrm{Vin}}
$$

Tsw: 1/(switching frequency)
Delta IL: Ripple current of coil
Normally set Delta IL below 30\% of the maximum output current (lomax).
When L-value is made greater, ripple current (Delta IL) becomes smaller. In general, the greater the L-value is, the smaller the permissible current of coil gets, and when the current exceeds permissible current, the coil is saturated and L-value changes. Contact the coil manufacturer and check permissible current.
<Setting of output capacitor Co>
Select an output capacitor Co by ESR (equivalent serial resistance) property of capacitor.
Output ripple voltage (Delta Vo) is almost ESR of output capacitor, therefore,

$$
\Delta \mathrm{Vo} \fallingdotseq \Delta \mathrm{IL} \times \mathrm{ESR} \quad \mathrm{ESR}: \text { Equivalent serial resistance of output capacitor Co }
$$

The relation above is established.
Ripple component by output capacitor is small enough to be neglected in comparison with ripple component by ESR in many cases. As for Co value, it is recommended to use a sufficiently large capacitor with a capacity that satisfies ESR condition.
<Switching element>
Determine a switching element by peak current. Peak current Isw <peak> flowing through the switching element is equal to peak current flowing through the coil, therefore the equation below is established.

$$
\text { Isw (peak) = lo }+\Delta \mathrm{lL} / 2
$$

Select a switching element of permissible current having a sufficient margin over peak current calculated by the equation.
2) Example of overcurrent protection circuit Insert a sense resistor between the source and VIN of output Pch-FET for detecting overcurrent as shown in the figure.
Refer to the formula below for determining a sense resistor and select permissible loss ensuring a margin.

Rsense $=\frac{\text { Vocpth }}{\text { locp }}$
locp is a peak current Isw (peak) here, and the amperage for output load is an overcurrent setting amperage minus ripple current component (Delta $I_{L} / 2$ ), etc. (See the formula on P10.) There is a time delay approx 200 ns from detection until stop of output is made (pulse of approx 100 ns causes delay time but detection is made), and an error may be caused from the value above.
In addition, input to overcurrent detection unit is such a sensitive circuit, and wrong detection by noise may be possible.
 When wrong detection occurs, try to eliminate noise by the resistor R1 and R2 or capacitance C1, C2, C3, and C4 shown above.
3) Example of output ON/OFF control circuit

When stopping the whole circuit, set STB terminal to "Low (STB<0.5V) to stop switching and reduce power consumption of IC to 0 microA (typ).
Also when switching ON and OFF for each channel, control is fixed to OFF by setting DT terminal of desired channel to "Low ( $\mathrm{DT}<1.25 \mathrm{~V}$ )". This control is independent for each channel, and when $D T=" L "$, SS terminal and FB terminal are also discharged, and soft start is enabled in restarting.


Fig. 39
4) Example of master/slave (sync multi-ch output) operation circuit

This IC is set to slave mode by setting the input of STB terminal at $2.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$, and multi-channel output is enabled with frequency synchronized. (Fig.40) However, CT terminal has high impedance in slave mode status, and triangular wave is generated by CT waveform of master mode IC. Therefore the example of master slave circuit below is recommended when starting and stopping in order to avoid malfunction by start/stop timing of master IC and slave IC. As for output, it is recommended to control ON/OFF reliably with DT terminal. Also, oscillation frequency is determined by capacitor ( $\mathrm{C}_{\mathrm{CT}}$ ) connected to CT . When the slave IC is large in number as well as oscillation frequency is high, parasitic capacity by board wiring in contact with CT cannot be ignored, and preset frequency may be drifted. Be careful.
Example of master/slave circuit configuration is shown below. If any other configuration is to be applied, inform our personnel in charge.


Fig. 40


Fig 41. Example of master/slave
5) About board layout

In order to make full use of IC performance, fully investigate the items below in addition to general precautions.

- Each output of OCP+/OCP- is such a sensitive circuit. When wiring is routed around, it is easily subjected to noise. Try to make the wiring as short as possible.
- Switching of large current is likely to generate noise. Try to make the large current route (VIN, Rsense, FET, L, Di, and Cout) as thick and short as possible, and try to apply one-point grounding for GND. OUT terminal is also a switching line, and it must be wired along a distance as short as possible. (When multi-layer board is used, shielding by intermediate layer also seems to be effective.)
- $\quad \mathrm{C}_{\text {CT }}$ and $\mathrm{C}_{\text {VREF }}$ are reference of all, and must be wired along the shortest distance to GND of IC stabilized to be protected against external influence.
- Also be careful not to allow common impedance to sense family GND.

6) PIN processing of channel unused


Fig. 43

When only one channel is used, process unused channels as shown above.

| 2pin(CT) | 14pin (DT) |  | 13pin (SS) |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 12pin (INV) | 11pin (FB) |  | 9pin (OCP-) |  |
|  |  |  |  |  |
| 5pin (C5V) | 6 pin (OUT) |  | 8pin (OCP+) |  |
|  |  |  |  |  |
| 4pin (STB) | 10pin (SEL) | 1 pin (VREF) |  | 3pin (GND) , 7pin (VCC) |
|  |  | voc | VREF |  |

## - Notes for use

1) About maximum absolute rating

When the maximum absolute rating of application voltage or operation voltage range is exceeded, it may lead to deterioration or rupture. It is impossible to forecast rupture in short mode or open mode. When a special mode is expected exceeding the maximum absolute rating, try to take a physical safety measure such as a fuse.
2) GND potential

Ensure that the potential of GND terminal is the minimum in any operation condition. Also ensure that no terminal except GND terminal has a voltage below GND voltage including actual transient phenomenon.
3) Thermal design

Allow a sufficient margin in thermal design in consideration of permissible loss (Pd) in actual use condition.
4) Shorting between terminals and wrong attachment

When attaching an IC to a set board, pay full attention to the direction of IC and dislocation. Wrong attachment may cause rupture of IC. In addition, when shorting is caused by foreign substance placed between outputs or between output and power supply-GND, rupture is also possible.
5) Operation in intense magnetic field

Use in intense magnetic field may result in malfunction. Be careful.
6) Inspection on set board

In inspection on set board, when a capacitor is connected to a terminal with low impedance, stress may be applied to IC, therefore be sure to discharge electricity in each process. Apply grounding to assembling process for a measure against static electricity, and take enough care in transport and storage. When connecting a jig in inspection process, be sure to turn off power before detaching IC.
7) About IC terminal input

This IC is a monolithic IC, and contains $\mathrm{P}^{+}$isolation and P board for separating elements between each element. This P -layer and N -layer of each element form $\mathrm{P}-\mathrm{N}$ junction, and many kinds of parasitic elements are constituted. (See Fig 43.) For example, when resistor and transistor are connected with a terminal as shown below.

OP-N junction operates as a parasitic diode when
GND>(Terminal A) for resistor, and when GND>(Terminal B) for transistor (NPN).
Oln addition, when GND>(Terminal B) for transistor (NPN),
parasitic NPN transistor is operated by N-layer of some other elements in the vicinity of parasitic diode mentioned above. Parasitic element is inevitably generated by potential because of IC structure. Operation of parasitic element causes interference with circuit operation, and may lead to malfunction, and also may cause rupture. Therefore when applying a voltage lower than GND (P board) to I/O terminal, pay full attention to usage so that parasitic elements do not operate.


Fig. 44

## - Ordering part number



Package
FV : SSOP-B14


Packaging and forming specification
E2: Embossed tape and reel (SSOP-B14)

## SSOP-B14




## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

