

**HYUNDAI****HYM572A414A K-Series****Unbuffered 4M x 72-bit CMOS DRAM MODULE  
with EXTENDED DATA OUT****DESCRIPTION**

The HYM572A414A is a 4M x 72-bit EDO mode CMOS DRAM module consisting of eighteen HY5117404A in 24/26 SOJ or TSOP-II and one 2048 bit EEPROM on a 168 pin glass-epoxy printed circuit board. 0.1 $\mu$ F and 0.01 $\mu$ F decoupling capacitors are mounted for each DRAM. The HYM572A414AKG/ATKG/ASLKG/ASLTG is Gold plated socket type Dual In-line Memory Modules suitable for easy interchange and addition of 32M byte memory.

**FEATURES**

- Low power dissipation  
Max. self-refresh 29.7mW (SL-part)  
Max. battery back-up 49.5mW (SL-part)  
Max. CMOS standby 39.6mW (SL-part)  
99.0mW  
Max. TTL standby 198.0mW  
Max. operating

| Speed | Power  |
|-------|--------|
| 60    | 11.88W |
| 70    | 9.90W  |
| 80    | 8.91W  |


- Single power supply of 5V $\pm$  10%
- TTL compatible inputs and outputs
- Fast access time

| Speed | tRAC | tCAC | tHPC |
|-------|------|------|------|
| 60    | 60ns | 15ns | 25ns |
| 70    | 70ns | 18ns | 30ns |
| 80    | 80ns | 20ns | 35ns |

- EDO mode operation
- CAS-before-RAS, RAS-only, Hidden refresh and Self-refresh
- 2048 refresh cycles / 256ms (SL-part)  
2048 refresh cycles / 32ms
- Serial Presence Detect

**PIN DESCRIPTION**

|             |                             |
|-------------|-----------------------------|
| RAS0,RAS2   | Row Address Strobe          |
| CAS0 - CAS7 | Column Address Strobe       |
| WE0,WE2     | Write Enable                |
| OE0,OE2     | Output Enable               |
| A0-A10      | Address Input               |
| DQ0-DQ71    | Data Input/Output           |
| SLC         | Serial PD Clock Input       |
| SDA         | Serial PD Data Input/Output |
| SA0-SA2     | Serial PD Device Add. Input |
| Vcc         | Power (+ 5V)                |
| Vss         | Ground                      |

**PIN CONNECTION**

This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1EC07-10-JAN96

4675088 0005823 T42

©1996 Hyundai Semiconductor  
127

**PIN NAME**

| #  | NAME | #  | NAME | #   | NAME | #   | NAME |
|----|------|----|------|-----|------|-----|------|
| 1  | Vss  | 43 | Vss  | 85  | Vss  | 127 | Vss  |
| 2  | DQ0  | 44 | OE2  | 86  | DQ36 | 128 | NC   |
| 3  | DQ1  | 45 | RAS2 | 87  | DQ37 | 129 | NC   |
| 4  | DQ2  | 46 | CAS2 | 88  | DQ38 | 130 | CAS6 |
| 5  | DQ3  | 47 | CAS3 | 89  | DQ39 | 131 | CAS7 |
| 6  | Vcc  | 48 | WE2  | 90  | Vcc  | 132 | NC   |
| 7  | DQ4  | 49 | Vcc  | 91  | DQ40 | 133 | Vcc  |
| 8  | DQ5  | 50 | NC   | 92  | DQ41 | 134 | NC   |
| 9  | DQ6  | 51 | NC   | 93  | DQ42 | 135 | NC   |
| 10 | DQ7  | 52 | DQ18 | 94  | DQ43 | 136 | DQ54 |
| 11 | DQ8  | 53 | DQ19 | 95  | DQ44 | 137 | DQ55 |
| 12 | Vss  | 54 | Vss  | 96  | Vss  | 138 | Vss  |
| 13 | DQ9  | 55 | DQ20 | 97  | DQ45 | 139 | DQ56 |
| 14 | DQ10 | 56 | DQ21 | 98  | DQ46 | 140 | DQ57 |
| 15 | DQ11 | 57 | DQ22 | 99  | DQ47 | 141 | DQ58 |
| 16 | DQ12 | 58 | DQ23 | 100 | DQ48 | 142 | DQ58 |
| 17 | DQ13 | 59 | Vcc  | 101 | DQ49 | 143 | Vcc  |
| 18 | Vcc  | 60 | DQ24 | 102 | Vcc  | 144 | DQ60 |
| 19 | DQ14 | 61 | NC   | 103 | DQ50 | 145 | NC   |
| 20 | DQ15 | 62 | NC   | 104 | DQ51 | 146 | NC   |
| 21 | DQ16 | 63 | NC   | 105 | DQ52 | 147 | NC   |
| 22 | DQ17 | 64 | Vss  | 106 | DQ53 | 148 | Vss  |
| 23 | Vss  | 65 | DQ25 | 107 | Vss  | 149 | DQ61 |
| 24 | NC   | 66 | DQ26 | 108 | NC   | 150 | DQ62 |
| 25 | NC   | 67 | DQ27 | 109 | NC   | 151 | DQ63 |
| 26 | Vcc  | 68 | Vss  | 110 | Vcc  | 152 | Vss  |
| 27 | WE0  | 69 | DQ28 | 111 | NC   | 153 | DQ64 |
| 28 | CAS0 | 70 | DQ29 | 112 | CAS4 | 154 | DQ65 |
| 29 | CAS1 | 71 | DQ30 | 113 | CAS5 | 155 | DQ66 |
| 30 | RAS0 | 72 | DQ31 | 114 | NC   | 156 | DQ67 |
| 31 | OE0  | 73 | Vcc  | 115 | NC   | 157 | Vcc  |
| 32 | Vss  | 74 | DQ32 | 116 | Vss  | 158 | DQ68 |
| 33 | A0   | 75 | DQ33 | 117 | A1   | 159 | DQ69 |
| 34 | A2   | 76 | DQ34 | 118 | A3   | 160 | DQ70 |
| 35 | A4   | 77 | DQ35 | 119 | A5   | 161 | DQ71 |
| 36 | A6   | 78 | Vss  | 120 | A7   | 162 | Vss  |
| 37 | A8   | 79 | NC   | 121 | A9   | 163 | NC   |
| 38 | A10  | 80 | NC   | 122 | NC   | 164 | NC   |
| 39 | NC   | 81 | NC   | 123 | NC   | 165 | SA0  |
| 40 | Vcc  | 82 | SDA  | 124 | Vcc  | 166 | SA1  |
| 41 | Vcc  | 83 | SCL  | 125 | NC   | 167 | SA2  |
| 42 | NC   | 84 | Vcc  | 126 | NC   | 168 | Vcc  |

4675088 0005824 989

**SERIAL PD BYTE DEFINITION**

| BYTENUMBER    | FUNCTION DESCRIBED                              | FUNCTION                         | VALUE             |
|---------------|---|----------------------------------|-------------------|
| Byte 0        | Number of Byte written during module production | 15 Bytes                         | 0Fh               |
| Byte 1        | Total Byte of Serial Presence Detect Device     | 256 Bytes                        | 08h               |
| Byte 2        | Memory Type                                     | EDO                              | 02h               |
| Byte 3        | Number of ROW Addresses                         | 11                               | 0Bh               |
| Byte 4        | Number of COLUMN Addresses                      | 11                               | 0Bh               |
| Byte 5        | Number of Banks                                 | 1 Bank                           | 01h               |
| Byte 6        | Module Data Width                               | 72bit                            | 48h               |
| Byte 7        | Module Data Width(Continued)                    | Not Used                         | 00h               |
| Byte 8        | Module Interface Levels                         | TTL                              | 00h               |
| Byte 9        | tRAC  | 60ns<br>70ns<br>80ns             | 3Ch<br>46h<br>50h |
| Byte 10       | tCAC  | 15ns<br>18ns<br>20ns             | 0Fh<br>12h<br>14h |
| Byte 11       | Module Configuration Type                       | ECC                              | 02h               |
| Byte 12       | Refresh Rate/Type                               | Normal(15.6μs)<br>SL-Part(125μs) | 00h<br>85h        |
| Byte 13       | Primary DRAM Width                              | x4                               | 04h               |
| Byte 14       | Error Checking DRAM Width                       | x4                               | 04h               |
| Byte 15 - 255 | Undefined                                       | Undefined                        | Undefined         |

**NOTE:**

1. Serial PD interface is standard IIC architecture.
2. Pull-up resistors(4.7K typical value) are required on all open collector bus devices (SCL and SDA).
3. Current sink capability on SCL and SDA (IOL max) must be at least 3ma to maintain a valid low level.

**IIC BUS INTERFACE**




| SYMBOL             | RATING                        | NOTE |
|--------------------|-------------------------------|------|
| C <sub>MAX</sub>   | 400pF                         | 1    |
| f <sub>MAX</sub>   | 80 KHz(3.3V)<br>100 KHz(5.0V) | 2    |
| IOL <sub>MAX</sub> | 3mA                           |      |

**NOTE:**

1. The maximum number of devices connected on the IIC bus is controlled by the maximum allowable capacitance which is 400pF per line.
2. The maximum IIC system clock frequency depends on Vcc.

■ 4675088 0005825 815 ■

BLOCK DIAGRAM



4675088 0005826 751

**ABSOLUTE MAXIMUM RATINGS**

| SYMBOL    | PARAMETER                          | RATING      | UNIT |
|-----------|------------------------------------|-------------|------|
| TA        | Ambient Temperature                | 0 to 70     | °C   |
| TSTG      | Storage Temperature                | -55 to 125  | °C   |
| VIN, VOUT | Voltage on Any Pin Relative to Vss | -1.0 to 7.0 | V    |
| VCC       | Voltage on Vcc Relative to Vss     | -1.0 to 7.0 | V    |
| Ios       | Short Circuit Output Current       | 50          | mA   |
| Pd        | Power Dissipation                  | 18          | W    |

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA= 0°C to 70°C)

| SYMBOL | PARAMETER          | MIN. | TYP. | MAX.     | UNIT |
|--------|--------------------|------|------|----------|------|
| Vcc    | Supply Voltage     | 4.5  | 5.0  | 5.5      | V    |
| VIH    | Input High Voltage | 2.4  | -    | Vcc+ 1.0 | V    |
| VIL    | Input Low Voltage  | -1.0 | -    | 0.8      | V    |

NOTE : All voltages are referenced to Vss.

■ 4675088 0005827 698 ■

**DC CHARACTERISTICS**

(TA= 0°C to 70°C, Vcc= 5V± 10%, Vss= 0V, unless otherwise noted.)

| SYMBOL | PARAMETER  | TEST CONDITIONS  | SPEED/<br>POWER                      | MIN. | MAX.                 | UNIT | NOTE  |
|--------|--|--|--------------------------------------|------|----------------------|------|-------|
| ILI    | Input Leakage Current<br>(Any Input Pin)                 | Vss ≤ VIN ≤ Vcc + 1.0,<br>other pins not under test = Vss  |                                      | -180 | 180                  | µA   |       |
| ILO    | Output Leakage Current<br>(High Impedance State)         | Vss ≤ VOUT ≤ Vcc,<br>RAS & CAS at VIH  |                                      | -10  | 10                   | µA   |       |
| Icc1   | Vcc Supply Current,<br>Operating                         | trC= trC (min.)  | 60<br>70<br>80                       | -    | 2160<br>1800<br>1620 | mA   | 1,2,3 |
| Icc2   | Vcc Supply Current,<br>TTL Standby                       | RAS & CAS at VIH,<br>other inputs ≥ Vss  |                                      | -    | 36                   | mA   |       |
| Icc3   | Vcc Supply Current,<br>RAS-only refresh                  | trC= trC (min.)  | 60<br>70<br>80                       | -    | 2160<br>1800<br>1620 | mA   | 1,3   |
| Icc4   | Vcc Supply Current,<br>EDO mode                          | thPC= thPC (min.)  | 60<br>70<br>80                       | -    | 1800<br>1620<br>1440 | mA   | 1,2,3 |
| Icc5   | Vcc Supply Current,<br>CMOS Standby                      | RAS & CAS ≥ Vcc - 0.2V   | SL-part                              | -    | 18<br>7.2            | mA   |       |
| Icc6   | Vcc Supply Current,<br>CAS-before-RAS refresh            | trC= trC (min.)  | 60<br>70<br>80                       | -    | 2160<br>1800<br>1620 | mA   | 1,3   |
| Icc7   | Vcc Supply Current,<br>Battery Back Up<br>(SL-part only) | trC= 125µs<br>CAS= CBR cycling or 0.2V<br>WE= Vcc-0.2V,<br>A0-A10= Vcc - 0.2V or 0.2V<br>DQ0-DQ71= Vcc - 0.2V, 0.2V<br>or open | trAS ≤<br>300ns<br><br>trAS ≤<br>1µs | -    | 6.3<br><br>10.8      | mA   | 1,4,5 |
| Icc8   | Vcc Supply Current,<br>Self Refresh<br>(SL-part)         | RAS & CAS= VIL<br>OE & WE & A0-A10= Vcc - 0.2V or 0.2V<br>DQ0-DQ71= Vcc - 0.2V, 0.2V<br>or open                                |                                      | -    | 5.4                  | mA   | 5     |
| VOL    | Output Low Voltage                                       | IOL= 4.2mA   |                                      | -    | 0.4                  | V    |       |
| VOH    | Output High Voltage                                      | IOH= -5mA  |                                      | 2.4  | -                    | V    |       |

**NOTE :**

- Icc1, Icc3, Icc4, Icc6 and Icc7 depend on cycle rate.
- Icc1, Icc3, Icc4, and Icc6 depend on output loading. Specified values are obtained with the output open.
- Icc is specified as average current. For Icc1, Icc3 and Icc6, address can be changed maximum two times while RAS= VIL. For Icc4, address can be changed maximum once while CAS= VIH.
- trAS(max.)= 1µs is only applied to refresh of battery backup but trAS(max.)= 10µs is applied to normal functional operatin.
- Icc5(max.)= 7.2mA, Icc7 and Icc8 are applied to SL-part only (HYM572A414ASLKG/ASLTKG).

4675088 0005828 524

AC CHARACTERISTICS

(TA= 0°C to 70°C, Vcc= 5V± 10%, Vss = 0V, unless otherwise noted.) NOTE : 1, 2, 3

| #  | SYMBOL | PARAMETER                                | HYM572A414A K-Series |      |      |      |      |      | UNIT | NOTE   |
|----|--------|--|----------------------|------|------|------|------|------|------|--------|
|    |        |  | -60                  |      | -70  |      | -90  |      |      |        |
|    |        |  | MIN.                 | MAX. | MIN. | MAX. | MIN. | MAX. |      |        |
| 1  | tRC    | Random Read or Write Cycle Time          | 110                  | -    | 130  | -    | 150  | -    | ns   |        |
| 2  | tRWC   | Read-Modify-Write Cycle Time             | 155                  | -    | 180  | -    | 200  | -    | ns   |        |
| 3  | tHPC   | EDO Mode Cycle Time                      | 25                   | -    | 30   | -    | 35   | -    | ns   |        |
| 4  | tHPRWC | EDO Mode Read-Modify-Write Cycle Time    | 75                   | -    | 85   | -    | 95   | -    | ns   |        |
| 5  | tRAC   | Access Time from RAS                     | -                    | 60   | -    | 70   | -    | 80   | ns   | 4,9,10 |
| 6  | tCAC   | Access Time from CAS                     | -                    | 15   | -    | 18   | -    | 20   | ns   | 4,9    |
| 7  | tAA    | Access Time from Column Address          | -                    | 30   | -    | 35   | -    | 40   | ns   | 4,10   |
| 8  | tCPA   | Access Time from CAS Precharge           | -                    | 35   | -    | 40   | -    | 45   | ns   | 4      |
| 9  | tCLZ   | CAS to Output Low Impedance              | 3                    | -    | 3    | -    | 3    | -    | ns   | 4      |
| 10 | tCEZ   | Output Buffer Turn-off Delay             | 3                    | 15   | 3    | 18   | 3    | 20   | ns   | 5      |
| 11 | tT     | Transition Time (Rise and Fall)          | 2                    | 50   | 2    | 50   | 2    | 50   | ns   | 3      |
| 12 | tRP    | RAS Precharge Time                       | 40                   | -    | 50   | -    | 60   | -    | ns   |        |
| 13 | tRAS   | RAS Pulse Width                          | 60                   | 10K  | 70   | 10K  | 80   | 10K  | ns   |        |
| 14 | tRASP  | RAS Pulse Width (EDO Mode)               | 60                   | 200K | 70   | 200K | 80   | 200K | ns   |        |
| 15 | tRSH   | RAS Hold Time                            | 15                   | -    | 18   | -    | 20   | -    | ns   |        |
| 16 | tCSH   | CAS Hold Time                            | 45                   | -    | 50   | -    | 55   | -    | ns   |        |
| 17 | tCAS   | CAS Pulse Width                          | 11                   | 10K  | 14   | 10K  | 17   | 10K  | ns   |        |
| 18 | tRCD   | RAS to CAS Delay                         | 20                   | 45   | 20   | 50   | 20   | 60   | ns   | 9      |
| 19 | tRAD   | RAS to Column Address Delay Time         | 15                   | 30   | 15   | 35   | 17   | 40   | ns   | 10     |
| 20 | tCRP   | CAS to RAS Precharge Time                | 5                    | -    | 5    | -    | 5    | -    | ns   |        |
| 21 | tCP    | CAS Precharge Time                       | 10                   | -    | 12   | -    | 14   | -    | ns   |        |
| 22 | tASR   | Row Address Set-up Time                  | 0                    | -    | 0    | -    | 0    | -    | ns   |        |
| 23 | tRAH   | Row Address Hold Time                    | 10                   | -    | 10   | -    | 12   | -    | ns   |        |
| 24 | tASC   | Column Address Set-up Time               | 0                    | -    | 0    | -    | 0    | -    | ns   |        |
| 25 | tCAH   | Column Address Hold Time                 | 10                   | -    | 10   | -    | 15   | -    | ns   |        |
| 26 | tAR    | Column Address Hold Time from RAS        | 50                   | -    | 55   | -    | 60   | -    | ns   |        |
| 27 | tRAL   | Column Address to RAS Lead Time          | 30                   | -    | 35   | -    | 40   | -    | ns   |        |
| 28 | tRCS   | Read Command Set-up Time                 | 0                    | -    | 0    | -    | 0    | -    | ns   |        |
| 29 | tRCH   | Read Command Hold Time Referenced to CAS | 0                    | -    | 0    | -    | 0    | -    | ns   | 6      |
| 30 | tRRH   | Read Command Hold Time Referenced to RAS | 0                    | -    | 0    | -    | 0    | -    | ns   | 6      |
| 31 | tWCH   | Write Command Hold Time                  | 10                   | -    | 10   | -    | 15   | -    | ns   |        |
| 32 | tWCR   | Write Command Hold Time from RAS         | 50                   | -    | 55   | -    | 60   | -    | ns   |        |
| 33 | tWP    | Write Command Pulse Width                | 10                   | -    | 10   | -    | 15   | -    | ns   |        |
| 34 | tRWL   | Write Command to RAS Lead Time           | 15                   | -    | 18   | -    | 20   | -    | ns   |        |
| 35 | tCWL   | Write Command to CAS Lead Time           | 15                   | -    | 18   | -    | 20   | -    | ns   |        |
| 36 | tDS    | Data-In Set-up Time                      | 0                    | -    | 0    | -    | 0    | -    | ns   | 7      |
| 37 | tDH    | Data-In Hold Time                        | 10                   | -    | 10   | -    | 10   | -    | ns   | 7      |
| 38 | tDHR   | Data-In Hold Time Referenced to RAS      | 50                   | -    | 50   | -    | 55   | -    | ns   |        |
| 39 | tREF   | Refresh Period (2048 cycles)             |                      | 32   |      | 32   |      | 32   | ms   |        |
|    |        | SL-part                                  |                      | 256  |      | 256  |      | 256  | ms   | 12     |
| 40 | tWCS   | Write Command Set-up Time                | 0                    | -    | 0    | -    | 0    | -    | ns   | 8      |

4675088 0005829 460

**AC CHARACTERISTICS**

(continued)

| #  | SYMBOL | PARAMETER                                 | HYM572A414A K-Series |      |      |      |      |      | UNIT | NOTE |
|----|--------|---|----------------------|------|------|------|------|------|------|------|
|    |        |   | -60                  |      | -70  |      | -90  |      |      |      |
|    |        |   | MIN.                 | MAX. | MIN. | MAX. | MIN. | MAX. |      |      |
| 41 | tCWD   | CAS to WE Delay Time                      | 40                   | -    | 45   | -    | 50   | -    | ns   | 8    |
| 42 | tRWd   | RAS to WE Delay Time                      | 80                   | -    | 95   | -    | 105  | -    | ns   | 8    |
| 43 | tAWd   | Column Address to WE Delay Time           | 50                   | -    | 60   | -    | 65   | -    | ns   | 8    |
| 44 | tCSR   | CAS Set-up Time (CBR Cycle)               | 5                    | -    | 5    | -    | 5    | -    | ns   |      |
| 45 | tCHR   | CAS Hold Time (CBR Cycle)                 | 10                   | -    | 10   | -    | 10   | -    | ns   |      |
| 46 | tRPC   | RAS to CAS Precharge Time                 | 5                    | -    | 5    | -    | 5    | -    | ns   |      |
| 47 | tCPT   | CAS Precharge Time (CBR Counter Test)     | 20                   | -    | 25   | -    | 25   | -    | ns   |      |
| 48 | tROH   | RAS Hold Time Reference to OE             | 10                   | -    | 10   | -    | 10   | -    | ns   |      |
| 49 | tOEA   | OE Access Time                            | -                    | 15   | -    | 18   | -    | 20   | ns   |      |
| 50 | tOED   | OE to Data Delay                          | 15                   | -    | 18   | -    | 20   | -    | ns   |      |
| 51 | tOEZ   | Output Buffer Turn Off Delay Time from OE | 3                    | 15   | 3    | 18   | 3    | 20   | ns   | 5    |
| 52 | tOEH   | OE Command Hold Time                      | 15                   | -    | 18   | -    | 20   | -    | ns   |      |
| 53 | tCPWd  | WE Delay Time from CAS Precharge          | 55                   | -    | 65   | -    | 75   | -    | ns   | 8    |
| 54 | tRHCP  | RAS Hold Time from CAS Precharge          | 35                   | -    | 40   | -    | 45   | -    | ns   |      |
| 55 | tWRP   | WE to RAS Precharge Time (CBR Cycle)      | 10                   | -    | 10   | -    | 10   | -    | ns   |      |
| 56 | tWRH   | WE to RAS Hold time (CBR Cycle)           | 10                   | -    | 10   | -    | 10   | -    | ns   |      |
| 57 | tRASS  | RAS Pulse Width (Self Refresh Cycle)      | 100                  | -    | 100  | -    | 100  | -    | µs   |      |
| 58 | tRPS   | RAS Precharge Time (Self Refresh Cycle)   | 90                   | -    | 110  | -    | 130  | -    | ns   |      |
| 59 | tCHS   | CAS Hold Time (Self Refresh Cycle)        | -50                  | -    | -50  | -    | -50  | -    | ns   |      |
| 60 | tDOH   | Output Data Hold Time                     | 5                    | -    | 5    | -    | 5    | -    | ns   |      |
| 61 | tREZ   | Output Buffer Turn-off Delay (RAS)        | 3                    | 15   | 3    | 18   | 3    | 20   | ns   | 5,15 |
| 62 | tWEZ   | Output Buffer Turn-off Delay (WE)         | 3                    | 15   | 3    | 18   | 3    | 20   | ns   | 5    |
| 63 | tWPE   | WE Pulse Width for Output Disable         | 5                    | -    | 8    | -    | 10   | -    | ns   |      |
| 64 | tOEP   | OE Pulse Width for Output Disable         | 5                    | -    | 8    | -    | 10   | -    | ns   |      |
| 65 | tOCH   | OE Low to CAS High Delay Time             | 0                    | -    | 0    | -    | 0    | -    | ns   |      |
| 66 | tCHO   | CAS High to OE High Hold Time             | 5                    | -    | 8    | -    | 10   | -    | ns   |      |
| 67 | tWED   | WE to Data Delay Time                     | 15                   | -    | 18   | -    | 20   | -    | ns   |      |

4675088 0005830 182

NOTE :

1. An initial pause of 200 $\mu$ s is required after power-up followed by 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles instead of 8  $\overline{\text{RAS}}$ -only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. If  $\overline{\text{RAS}} = \text{Vss}$  during power-up, the HYM572A414A could begin an active cycle. This condition results in higher power-up current than necessary demands from the power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $\text{Vcc}$  during power-up or be held at a valid  $\text{Vih}$  in order to minimize the power-up current.
3. Refer to the HY5117404A data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF. ( $\text{Voh} = 2.0\text{V}, \text{Vol} = 0.8\text{V}$ )
5.  $\text{tCEZ}(\text{max.})$ ,  $\text{tOEZ}(\text{MAX.})$ ,  $\text{tREZ}(\text{MAX.})$  and  $\text{tWEZ}(\text{MAX.})$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either  $\text{tRCH}$  or  $\text{tRRH}$  must be satisfied for a read cycle.
7. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in late write or read-modify-write cycles.
8.  $\text{twcs}$  is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If  $\text{twcs} \geq \text{twcs}(\text{min.})$ , the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the  $\text{tRCD}(\text{max.})$  limit insures that  $\text{tRAC}(\text{max.})$  can be met.  $\text{tRCD}(\text{max.})$  is specified as a reference point only. If  $\text{tRCD}$  is greater than the specified  $\text{tRCD}(\text{max.})$  limit, then access time is controlled by  $\text{tCAC}$ .
10. Operation within the  $\text{tRAD}(\text{max.})$  limit insures that  $\text{tRAC}(\text{max.})$  can be met.  $\text{tRAD}(\text{max.})$  is specified as a reference point only. If  $\text{tRAD}$  is greater than the specified  $\text{tRAD}(\text{max.})$  limit, then access time is controlled by  $\text{tAA}$ .
11. Measured with the specified current load and 100pF.
12. A burst of 2048  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles must be executed within 32ms after exiting self refresh (for SL-part).
13. If  $\text{tcwd} \geq \text{twcs}(\text{MIN.})$ ,  $\text{trwd} \geq \text{trwd}(\text{MIN.})$ ,  $\text{tawd} \geq \text{tawd}(\text{MIN.})$  and  $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$ , the cycle is a read modify write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time and until  $\overline{\text{CAS}}$  goes back to  $\text{Vih}$ ) is indeterminated.
14. In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh mode.  
 In case of using distributed  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, refresh 2048 times during a 256ms after reset  
 In case of using burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, refresh 2048 times during a 32ms after reset  
 In case of using  $\overline{\text{RAS}}$  only refresh, refresh against all refresh address during a 32ms after reset
15. If  $\overline{\text{RAS}}$  goes to high before  $\overline{\text{CAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{CAS}}$  high going. If  $\overline{\text{CAS}}$  goes to high before  $\overline{\text{RAS}}$  high going, the open circuit condition of the output is achieved by  $\overline{\text{RAS}}$  high going.

CAPACITANCE


( $\text{Ta} = 25^\circ\text{C}$ ,  $\text{Vcc} = 5\text{V} \pm 10\%$ ,  $\text{Vss} = 0\text{V}$ ,  $f = 1\text{MHz}$ , unless otherwise noted.)

| SYMBOL | PARAMETER   | TYP. | MAX. | UNIT |
|--------|---|------|------|------|
| CIN1   | Input Capacitance (A0-A10)  | -    | 139  | pF   |
| CIN2   | Input Capacitance ( $\overline{\text{WE}}$ 0, $\overline{\text{WE}}$ 2, $\text{OE}$ 0, $\text{OE}$ 2) | -    | 70   | pF   |
| CIN3   | Input Capacitance ( $\overline{\text{RAS}}$ 0, $\overline{\text{RAS}}$ 2)                             | -    | 70   | pF   |
| CIN4   | Input Capacitance ( $\overline{\text{CAS}}$ 0- $\overline{\text{CAS}}$ 7)                             | -    | 25   | pF   |
| CDQ    | Data Input/output Capacitance (DQ0-DQ71)  | -    | 15   | pF   |

4675088 0005831 019

PACKAGE INFORMATION

168 pin Unbuffered Dual In-line Memory Module (KG ; Gold plated)



4675088 0005832 T55

**ORDERING INFORMATION**

| <b>PART NUMBER</b> | <b>SPEED</b> | <b>POWER</b> | <b>PACKAGE</b> | <b>PLATING</b> |
|--------------------|--------------|--------------|----------------|----------------|
| HYM572A414AKG      | 60/70/80     |              | DIMM           | Gold           |
| HYM572A414ASLKG    | 60/70/80     | SL-part      | DIMM           | Gold           |
| HYM572A414ATKG     | 60/70/80     |              | DIMM           | Gold           |
| HYM572A414ASLTKG   | 60/70/80     | SL-part      | DIMM           | Gold           |

■ 4675088 0005833 991 ■