## HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER ROM-LESS DEVELOPMENT DEVICE

DESCRIPTION   The NEC µPD7800 is an advanced 8-bit general purpose single-chip microcomputer fabricated with **N-channel Silicon Gate MOS** Technology. Intended as a ROM-less development device for NEC µPD7801/7802 designs, the µPD7800 can also be used as a powerful microprocessor in volume production enabling program memory flexibility. Basic on-chip functional blocks include 128 bytes of RAM data memory, 8-bit ALU, 32 I/O lines, Serial I/O port, and 12-bit timer. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of 8080A/8085A peripheral and memory products. Total memory address space is 64K bytes.

FEATURES
- NMOS Silicon Gate Technology Requiring Single +5V Supply.
- Single-Chip Microcomputer with On-Chip ALU, RAM and I/O
  - 128 Bytes RAM
  - 32 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five-Level Vectored, Prioritized Interrupt Structure
  - Serial Port
  - Timer
  - 3 External Interrupts
- Bus Expansion Capabilities
  - Fully 8080A Bus Compatible
  - 64K Byte Memory Address Range
- Wait State Capability
- Alternate Z80™ Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
- Multi-Level Stack Capabilities
- Fast 2 µs Cycle Time
- Bus Sharing Capabilities

4

PIN CONFIGURATION

Pin		Pin	
AB15	1	64	VCC (+5V)
EXT	2	63	AB14
DB7	3	62	AB13
DB6	4	61	AB12
DB5	5	60	AB11
DB4	6	59	AB10
DB3	7	58	AB9
DB2	8	57	AB8
DB1	9	56	AB7
DB0	10	55	AB6
INT2	11	54	AB5
INT1	12	53	AB4
INT0	13	52	AB3
WAIT	14	51	AB2
M1	15	50	AB1
WR	16	49	AB0
RD	17	48	PB7
PC7	18	47	PB6
PC6	19	46	PB5
PC5	20	45	PB4
PC4	21	44	PB3
PC3	22	43	PB2
PC2	23	42	PB1
PC1	24	41	PB0
PC0	25	40	PA7
SCK	26	39	PA6
SI	27	38	PA5
SO	28	37	PA4
RESET	29	36	PA3
STB	30	35	PA2
X1	31	34	PA1
VSS (0V)	32	33	PA0

µPD 7800

TM: Z80 is a registered trademark of Zilog, Inc.

μPD7800

| PIN NO	DESIGNATION	FUNCTION
1, 49-63	AB_0-AB_{15}	(Tri-State, Output) 16-bit address bus.
2	$\overline{EXT}$	(Output) $\overline{EXT}$ is used to simulate μPD7801/7802 external memory reference operation. $\overline{EXT}$ distinguishes between internal and external memory references, and goes low when locations 4096 through 65407 are accessed.
3-10	DB_0-DB_7	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.
11	INT_0	(Input, active high) Level-sensitive interrupt input.
12	INT_1	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transitions, providing interrupts are enabled.
13	INT_2	(Input) INT_2 is an edge sensitive interrupt input where the desired activation transition is programmable. By setting the ES bit in the Mask Register to a 1, INT_2 is rising edge sensitive. When ES is set to 0, INT_2 is falling edge sensitive.
14	$\overline{WAIT}$	(Input, active low) $\overline{WAIT}$, when active, extends read or write timing to interface with slower external memory or I/O. $\overline{WAIT}$ is sampled at the end of T_2, if active processor enters a wait state TW and remains in that state as long as $\overline{WAIT}$ is active.
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.
16	$\overline{WR}$	(Tri-State Output, active low) $\overline{WR}$, when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. $\overline{WR}$ goes to the high impedance state during HALT, HOLD, or RESET.
17	$\overline{RD}$	(Tri-State Output, active low) $\overline{RD}$ is used as a strobe to gate data from external devices on the data bus. $\overline{RD}$ goes to the high impedance state during HALT, HOLD, and RESET.
18-25	PC_0-PC_7	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.
26	$\overline{SCK}$	(Input/Output) $\overline{SCK}$ provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the rising edge. Contents of the Serial Register is clocked onto SO line on falling edges.
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of $\overline{SCK}$.
28	SO	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of $\overline{SCK}$, MSB to LSB.
29	$\overline{RESET}$	(Input, active low) $\overline{RESET}$ initializes the μPD7800.
30	STB	(Output) Used to simulate μPD7801/7802 Port E operation, indicating that a Port E operation is being performed when active.
31	X_1	(Input) Clock Input
33-40	PA_0-PA_7	(Output) 8-bit output port with latch capability.
41-48	PB_0-PB_7	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.

BLOCK DIAGRAM

μPD7800

Architecturally consistent with μPD7801/7802 devices, the μPD7800 uses a slightly different pin-out to accommodate for the address bus and lack of on-chip clock generator. For complete μPD7800 functional operation, please refer to μPD7801 product information. Listed below are functional differences that exist between μPD7800 and μPD7801 devices.

μPD7800/7801 Functional Differences

1. The functionality of μPD7801 Port E is somewhat different on the μPD7800. Because the μPD7800 contains no program memory, the address bus is made accessible to address external program memory. Thus, lines normally used for Port E operation with the μPD7801 are used as the address bus on the μPD7800. AB_0-AB_{15} is active during memory access 0 through 4095.

2. Consequently Port E instructions (PEX, PEN, and PER) have different functionality.

    PEX Instruction — The contents of B and C register are output to the address bus. The value 01H is output to the data bus. STB becomes active.

    PEN Instruction — B and C register contents are output to the address bus. The value 02H is output to the data bus. STB becomes active.

    PER Instruction — The address bus goes to the high impedance state. The value 04H is output to the data bus. STB becomes active.

3. ON-CHIP CLOCK GENERATOR. The μPD7800 contains no internal clock generator. An external clock source is input to the X_1 input.

4. PIN 30. This pin functions as the X_2 crystal connection on the μPD7801. On the μPD7800, pin 30 functions as a strobe output (STB) and becomes active when a Port E instruction is executed. This control signal is useful in simulating μPD7801 Port E operation — indicating that a port E operation is being performed.

5. PIN 2. Functions as the Φ out clock output used for synchronizing system external memory and I/O devices, on the μPD7801. On the μPD7800, this pin is used to simulate external memory reference operation of the μPD7801. $\overline{EXT}$ is used to distinguish between internal and external memory references and goes low when location 4096 through 65407 are accessed.

RECOMMENDED CLOCK DRIVE CIRCUIT

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature .... $-10°C$ to $+70°C$
Storage Temperature .... $-65°C$ to $+150°C$
Voltage On Any Pin .... $-0.3V$ to $+7.0V$

$T_a = 25°C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS $T_a = -10°C \sim +70°C$, $V_{CC} = +5.0V \pm 10\%$

PARAMETER	SYMBOL	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage	V_{IL}	0		0.8	V	
Input High Voltage	V_{IH1}	2.0		V_{CC}	V	Except $\overline{SCK}$, X1
	V_{IH2}	3.8		V_{CC}	V	$\overline{SCK}$, X1
Output Low Voltage	V_{OL}			0.45	V	$I_{OL} = 2.0$ mA
Output High Voltage	V_{OH1}	2.4			V	$I_{OH} = -100 \mu A$
	V_{OH2}	2.0			V	$I_{OH} = -500 \mu A$
Low Level Input Leakage Current	I_{LIL}			-10	μA	$V_{IN} = 0V$
High Level Input Leakage Current	I_{LIH}			10	μA	$V_{IN} = V_{CC}$
Low Level Output Leakage Current	I_{LOL}			-10	μA	$V_{OUT} = 0.45V$
High Level Output Leakage Current	I_{LOH}			10	μA	$V_{OUT} = V_{CC}$
V_{CC} Power Supply Current	I_{CC}		110	200	mA	

CAPACITANCE $T_a = 25°C$, $V_{CC} = GND = 0V$

PARAMETER	SYMBOL	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C_I			10	pF	$f_c = 1$ MHz All pins not under test at 0V
Output Capacitance	C_O			20	pF	
Input/Output Capacitance	C_{IO}			20	pF	

μPD7800

$T_a = -10°C$ to $+70°C$, $V_{CC} = +5.0V \pm 10\%$

CLOCK TIMING

PARAMETER	SYMBOL	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
X_{OUT} Cycle Time	t_{CYX}	454	2000	ns	t_{CYX}
X_{OUT} Low Level Width	t_{XXL}	212		ns	t_{XXL}
X_{OUT} High Level Width	t_{XXH}	212		ns	t_{XXH}

READ/WRITE OPERATION

PARAMETER	SYMBOL	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
$\overline{RD}$ L.E. → X_{OUT} L.E.	t_{RX}	20		ns	
Address (PE_{0-15}) → Data Input	t_{AD1}		550 + 500 x N	ns	
$\overline{RD}$ T.E. → Address	t_{RA}	200(T3); 700(T4)		ns	
$\overline{RD}$ L.E. → Data Input	t_{RD}		350 + 500 x N	ns	
$\overline{RD}$ T.E. → Data Hold Time	t_{RDH}	0		ns	
$\overline{RD}$ Low Level Width	t_{RR}	850 + 500 x N	·	ns	
$\overline{RD}$ L.E. → $\overline{WAIT}$ L.E.	t_{RWT}		450	ns	
Address (PE_{0-15}) → WAIT L.E.	t_{AWT1}		650	ns	
$\overline{WAIT}$ Set Up Time (Referenced from X_{OUT} L.E.)	t_{WTS}	180		ns	
$\overline{WAIT}$ Hold Time (Referenced from X_{OUT} L.E.)	t_{WTH}	0	120	ns	
M1 → $\overline{RD}$ L.E.	t_{MR}	200		ns	$t_{CYX} = 500$ ns
$\overline{RD}$ T.E. → M1	t_{RM}	200		ns	
IO/$\overline{M}$ → $\overline{RD}$ L.E.	t_{IR}	200		ns	
$\overline{RD}$ T.E. → IO/$\overline{M}$	t_{RI}	200		ns	
X_{OUT} L.E. → WR L.E.	t_{XW}		270	ns	
Address (PE_{0-15}) → X_{OUT} T.E.	t_{AX}		300	ns	
Address (PE_{0-15}) → Data Output	t_{AD2}	450		ns	
Data Output → $\overline{WR}$ T.E.	t_{DW}	600 + 500 x N		ns	
$\overline{WR}$ T.E. → Data Stabilization Time	t_{WD}	150		ns	
Address (PE_{0-15}) → $\overline{WR}$ L.E.	t_{AW}	400		ns	
$\overline{WR}$ T.E. → Address Stabilization Time	t_{WA}	200		ns	
$\overline{WR}$ Low Level Width	t_{WW}	600 + 500 x N		ns	
IO/$\overline{M}$ → $\overline{WR}$ L.E.	t_{IW}	500		ns	
$\overline{WR}$ T.E. → IO/$\overline{M}$	t_{WI}	250		ns	

4 – 6

AC CHARACTERISTICS (CONT.)

SERIAL I/O OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
$\overline{SCK}$ Cycle Time	t_{CYK}	800		ns	$\overline{SCK}$ Input
		900	4000	ns	$\overline{SCK}$ Output
$\overline{SCK}$ Low Level Width	t_{KKL}	350		ns	$\overline{SCK}$ Input
		400		ns	$\overline{SCK}$ Output
$\overline{SCK}$ High Level Width	t_{KKH}	350		ns	$\overline{SCK}$ Input
		400		ns	$\overline{SCK}$ Output
SI Set-Up Time (referenced from $\overline{SCK}$ T.E.)	t_{SIS}	80		ns	
SI Hold Time (referenced from $\overline{SCK}$ T.E.)	t_{SIH}	260		ns	
$\overline{SCK}$ L.E. → SO Delay Time	t_{KO}		180	ns	
$\overline{SCS}$ High → $\overline{SCK}$ L.E.	t_{CSK}	100		ns	
$\overline{SCK}$ T.E. → $\overline{SCS}$ Low	t_{KCS}	100		ns	
$\overline{SCK}$ T.E. → SAK Low	t_{KSA}		260	ns	

PEN, PEX, PER OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
X_1 L.E. → $\overline{EXT}$	t_{XE}		250	ns	
Address (AB_{0-15}) → STB L.E.	t_{AST}	200			
Data (DB_{0-7}) → STB L.E.	t_{DST}	200			t_{CYX} = 500 ns
STB Hold Time	t_{STST}	300			
STB → Data	t_{STD}	400			

HOLD OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
HOLD Set-Up Time (referenced from X_{OUT} L.E.)	t_{HDS1}	100		ns	
	t_{HDS2}	100		ns	
HOLD Hold Time (referenced from $\emptyset_{OUT}$ L.E.)	t_{HDH}	100		ns	
X_{OUT} L.E. → HLDA	t_{XHA}		100	ns	
HLDA High → Bus Floating (High Z State)	t_{HABF}	−150	150	ns	
HLDA Low → Bus Enable	t_{HABE}		350	ns	

Notes:

① AC Signal waveform (unless otherwise specified)

② Output Timing is measured with 1 TTL + 200 pF measuring points are V_{OH} = 2.0V
V_{OL} = 0.8V

③ L.E. = Leading Edge, T.E. = Trailing Edge

4

μPD7800

t_{CYX} DEPENDENT AC PARAMETERS

| PARAMETER	EQUATION	MIN/MAX	UNIT
t_{RX}	$(1/25)\,T$	MIN	ns
t_{AD_1}	$(3/2 + N)\,T - 200$	MAX	ns
$t_{RA}\,(T_3)$	$(1/2)\,T - 50$	MIN	ns
$t_{RA}\,(T_4)$	$(3/2)\,T - 50$	MIN	ns
t_{RD}	$(1 + N)\,T - 150$	MAX	ns
t_{RR}	$(2 + N)\,T - 150$	MIN	ns
t_{RWT}	$(3/2)\,T - 300$	MAX	ns
t_{AWT_1}	$(2)\,T - 350$	MIN	ns
t_{MR}	$(1/2)\,T - 50$	MIN	ns
t_{RM}	$(1/2)\,T - 50$	MIN	ns
t_{IR}	$(1/2)\,T - 50$	MIN	ns
t_{RI}	$(1/2)\,T - 50$	MIN	ns
t_{XW}	$(27/50)\,T$	MAX	ns
t_{AD_2}	$T - 50$	MIN	ns
t_{DW}	$(3/2 + N)\,T - 150$	MIN	ns
t_{WD}	$(1/2)\,T - 100$	MIN	ns
t_{AW}	$T - 100$	MIN	ns
t_{WA}	$(1/2)\,T - 50$	MIN	ns
t_{WW}	$(3/2 + N)\,T - 150$	MIN	ns
t_{IW}	T	MIN	ns
t_{WI}	$(1/2)\,T$	MIN	ns
t_{HABE}	$(1/2)\,T - 150$	MAX	ns
t_{AST}	$(2/5)\,T$	MIN	ns
t_{DST}	$(2/5)\,T$	MIN	ns
t_{STST}	$(3/5)\,T$	MIN	ns
t_{STD}	$(4/5)\,T$	MIN	ns

Notes: (1) N = Number of Wait States

(2) $T = t_{CYX}$

(3) Only above parameters are t_{CYX} dependent

(4) When a crystal frequency other than 4 MHz is used (t_{CYX} = 500 ns) the above equations can be used to calculate AC parameter values.

TIMING WAVEFORMS

CLOCK TIMING

READ OPERATION

WRITE OPERATION

μPD7800

SERIAL I/O OPERATION

## PEN, PEX, PER OPERATION

HOLD OPERATION

Package Outlines

For information, see Package Outline Section 7.

Plastic Quil, μPD7800G