Designer's™ Data Sheet

Fully Isolated TMOS E-FET™ Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate Isolated TO-220

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage—blocking capability without degrading performance over time. In addition, this advanced TMOS E—FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.


- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Version of the MTP2N60E

٦F

MTA1N60E

Motorola Preferred Device

TMOS POWER FET
1.0 AMPERE
600 VOLTS
RDS(on) = 8.0 OHM



CASE 221D-02, Style 1 (ISOLATED TO-220 TYPE)

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	600	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V _{DGR}	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	IDW ID	1.0 0.8 3.0	Adc Apk
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	40 0.32	Watts W/°C
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T $_{\rm J}$ = 25°C (VDD = 100 Vdc, V $_{\rm GS}$ = 10 Vdc, I $_{\rm L}$ = 3.0 Apk, L = 10 mH, R $_{\rm G}$ = 25 Ω)	EAS	45	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	Reja	3.13 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the Information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

Cha	racteristic	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS						
Drain–Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 μ Adc) Temperature Coefficient (Positive)	V _(BR) DSS	600 —	 720	_	Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 600 Vdc, VGS = 0 Vdc) (VDS = 600 Vdc, VGS = 0 Vdc, T	' _J = 125°C)	IDSS	1-1	_	10 100	μAdc
Gate-Body Leakage Current (VGS	= ±20 Vdc, V _{DS} = 0)	l _{GSS}		_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Temperature Coefficient (Negative	e)	V _{GS(th)}	2.0 —	3.2 6.0	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistance	e (VGS = 10 Vdc, ID = 0.5 Adc)	RDS(on)	_	5.9	8.0	Ohm
Drain–Source On–Voltage ($V_{GS} = \frac{1}{2}$ ($I_D = 1.0 \text{ Adc}$) ($I_D = 0.5 \text{ Adc}$, $T_J = 125$ °C)	10 Vdc)	VDS(on)		_ _	9.6 8.4	Vdc
Forward Transconductance (VDS =	: 15 Vdc, I _D = 0.5 Adc)	9FS	0.5	0.8		mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	224	310	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	Coss	_	27	40	1
Reverse Transfer Capacitance	r = 1.0 (vir12)	C _{rss}	_	6.0	10	1
SWITCHING CHARACTERISTICS (2	2)	1100			_	
Turn-On Delay Time		^t d(on)	_	8.8	20	ns
Rise Time	(V _{DD} = 300 Vdc, I _D = 1.0 Adc,	t _r	_	6.8	14	1
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 9.1 \Omega)$	t _{d(off)}	_	15	30	1
Fall Time	j ,	tf	_	20	40	1
Gate Charge		QT		7.1	11	nC
(See Figure 8)	(VDS = 400 Vdc, ID = 1.0 Adc,	Q ₁		1.7		1
	V _{GS} = 10 Vdc)	Q ₂	_	3.2	_	
		Q ₃	-	3.9	_	1
SOURCE-DRAIN DIODE CHARACT	TERISTICS	I	·		l	-l
Forward On-Voltage (1)	(I _S = 1.0 Adc, V _{GS} = 0 Vdc) (I _S = 1.0 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.82 0.7	1.4	Vdc
Reverse Recovery Time		t _{rr}	_	464	_	ns
(See Figure 14)	(I _S = 1.0 Adc, V _{GS} = 0 Vdc,	ta	<u> </u>	36	_	1
	dls/dt = 100 A/μs)	t _b		428		1
Reverse Recovery Stored Charge	1	Q _{RR}	-	0.629	_	μC
NTERNAL PACKAGE INDUCTANO	DE	J		-	•	
Internal Drain Inductance (Measured from contact screw o (Measured from the drain lead 0		LD	_	3.5 4.5	_	nH

9–3

 ⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 (2) Switching characteristics are independent of operating junction temperature.

MTA1 N60E

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and $\ensuremath{\mathsf{Q}}_2$ and $\ensuremath{\mathsf{V}}_{\ensuremath{\mathsf{GSP}}}$ are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$

td(off) = RG Ciss In (VGG/VGSP)

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7a. Capacitance Variation





Figure 7b. High Voltage Capacitance
Variation

 \mathbf{z}

MTA1N60E






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t_r,t_f) do not exceed 10 μs . In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R $_{\rm H}$ JC).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli-

able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated.

MTA1N60E

SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Blased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform


n

Designer's™ Data Sheet

Fully Isolated TMOS E-FET™ **High Energy Power FET**

N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and commutation modes. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.




- Suppressor Absorbs High Energy in the Avalanche Mode Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Version of the MTP3N60E




MTA2N60E

Motorola Preferred Device

TMOS POWER FET 2.0 AMPERES 600 VOLTS $R_{DS(on)} = 2.2 \text{ OHMS MAX}$



CASE 221D-02, Style 1 (ISOLATED TO-220 TYPE)



MAXIMUM RATINGS (To = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	600	Volts
Drain-to-Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	600	Voits
Gate–to–Source Voltage — Continuous — Non–Repetitive ($t_p \le 50~\mu s$)	V _{GS} V _{GSM}	±20 ±40	Volts
Drain Current — Continuous — Single Pulse (t _p ≤ 10 μs)	I _D	2.0 9.0	Amps
RMS Isolation Voltage (t = 1 second, R.H. ≤ 30%, T _A = 25°C) Per Figure 19 Per Figure 20 Per Figure 21	VISO1 VISO2 VISO3	4500 3500 1500	Volts
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{sta}	-55 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T_J ≤ 150°C)

Single Pulse Drain-to-Source Avalanche Energy — Starting T _J = 25°C	EAS	290	LM
$(V_{DD} = 75 \text{ V}, V_{GS} = 10 \text{ V}, L = 64 \text{ mH}, R_{G} = 25 \Omega, Peak I_{L} = 4.0 \text{ A})$			
(See Figures 16, 17 and 18)			

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _{OJC} R _{OJA}	2.7 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

		0.25 1.0 100	Vdc mV/°C mA nAdc
(VGS = 0, ID = 250 μAdc) 600 Temperature Coefficient (positive) Zero Gate Voltage Drain Current IDSS (VDS = 600 V, VGS = 0) (VDS = 480 V, VGS = 0, TJ = 125°C) Gate-Body Leakage Current Forward (VGSF = 20 Vdc, VDS = 0) IGSSF Gate-Body Leakage Current Reverse (VGSR = 20 Vdc, VDS = 0) IGSSR ON CHARACTERISTICS* Gate Threshold Voltage VGS(th)	2.8	1.0	mV/°C mA nAdc
(VDS = 600 V, VGS = 0) — (VDS = 480 V, VGS = 0, TJ = 125°C) — Gate-Body Leakage Current — Forward (VGSF = 20 Vdc, VDS = 0) IGSSF — Gate-Body Leakage Current — Reverse (VGSR = 20 Vdc, VDS = 0) IGSSR — ON CHARACTERISTICS* Gate Threshold Voltage VGS(th)	1	1.0	nAdc
Gate-Body Leakage Current — Reverse (VGSR = 20 Vdc, VDS = 0) IGSSR — ON CHARACTERISTICS* Gate Threshold Voltage VGS(th)	1	100	_
ON CHARACTERISTICS* Gate Threshold Voltage VGS(th)	1	1	nAdc
Gate Threshold Voltage VGS(th)	1		1
1 40(ui)	1		1
(VDS = VGS, ID = 250 µAdc) Temperature Coefficient (negative) 2.0 —	1 0.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (VGS = 10 Vdc, ID = 1.5 Adc) RDS(on) -	1.9	2.2	Ohm
Drain-to-Source On-Voltage (V _{GS} = 10 V)	_	7.0 7.5	Vdc
Forward Transconductance (V _{DS} ≥ 15 V, I _D = 1.5 A) 9 _{FS} 1.5	 	+ =	mhos
DYNAMIC CHARACTERISTICS			111103
Input Capacitance Cian —	800	Τ =	pF
Reverse Transfer Capacitance (VDS = 25 V, VGS = 0, f = 1.0 MHz) Crss —	19	 	† '
Output Capacitance See Figures 14 and 15 Coss —	105	<u> </u>	1
SWITCHING CHARACTERISTICS (T.J = 100°C)			
Turn-On Delay Time td(on) -	16	T -	ns
Rise Time (V _{DS} = 300 V, I _D = 3.0 A, t _r —	27	_	1
V _{GS} = 10 V, R _g = 12 Ω) Turn–Off Delay Time V _{GS} = 10 V, R _g = 12 Ω) See Figure 7 td(off)	32	1 -	1
Fall Time t _f —	25		1
Gate Charge Q _T —	24	31	nC
(V _{DS} = 400 V, I _D = 3.0 A, Q ₁ —	4.0		7
V _{GS} = 10 Vdc) See Figures 5 and 6 Q ₂ —	10	T -	1
Q ₃	8.0	_	1
SOURCE-DRAIN DIODE CHARACTERISTICS*			
Forward OnVoltage (I _S = 3.0 A, V _{GS} = 0) VSD —	1.0	1.4	Vdc
$(I_S = 3.0 \text{ A}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$	0.9	_	
Reverse Recovery Time (IS = 3.0 A, VGS = 0, dls/dt = 100 A/µs)	350	_	ns
INTERNAL PACKAGE INDUCTANCE		_	
Internal Drain Inductance LD — (Measured from the drain lead 0.25" from package to center of die)	4.5		nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	7.5		
ISOLATION CAPACITANCE			
Isolation Capacitance, Drain-to-Heatsink Ciso -	15		pF

^{*} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

■ 6367254 0102979 5T8 ■

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On–Resistance Variation With Temperature




Figure 5. Gate Charge Test Circuit




Figure 6. Gate Charge versus Gate-to-Source Voltage

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain–to–source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, BV_{DSS}. The switching SOA shown in Figure 9 is applicable for both turnon and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:

$$\frac{\mathsf{T}_{J(max)} - \mathsf{T}_{C}}{\mathsf{R}_{\theta JC}}$$




Figure 7. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

6367254 0102981 156

 $\overline{}$

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or halfbridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl₈/dt is specified with a maximum value. Higher values of dls/dt require an appropriate derating of IFM, peak VDS or both. Ultimately dls/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during $t_{\Gamma\Gamma}$ as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation

VR is specified at 80% of V(BR)DSS to ensure that the CSOA stress is maximized as Is decays from IRM to zero.

 $R_{\mbox{\footnotesize{GS}}}$ should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVDS/dt in excess of 10 V/ns was attained with dls/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Low Voltage Capacitance Variation




Figure 11. Commutating Waveforms





Figure 13. Commutating Safe Operating Area **Test Circuit**







Figure 16. Maximum Avalanche Energy versus Starting Junction Temperature




V_{DD} t_p t, (TIME)

Figure 17. Unclamped Inductive Switching Test Circuit


Figure 18. Unclamped Inductive Switching Waveforms

TEST CONDITIONS FOR ISOLATION TESTS*



9–13

MOUNTING INFORMATION**



Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in · lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4–40 screw, without washers, and applying a torque in excess of 20 in · lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4–40 screws indicate that the screw slot fails between 15 to 20 in · lbs without adversely affecting the package. However, in order to positively insure the package integrity of the fully isolated device, Motorola does not recommend exceeding 10 in · lbs of mounting torque under any mounting conditions.

^{**} For more information about mounting power semiconductors see Application Note AN1040.