


CD54/74HC75 CD54/74HCT75

File Number 1666

HARRIS SEMICONDUCTOR

27E D 4302271 0017521 & HAS

Dual 2-Bit Bistable Transparent Latch



Type Features:

- True and Complementary Outputs
- Buffered Inputs and Outputs

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC75 and CD54/74HCT75 are dual 2-bit bistable transparent latches. Each one of the 2-bit latches is controlled by separate Enable inputs ($\overline{TE}$ and $2\overline{E}$) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input ($\overline{TE}$ and $2\overline{E}$) is LOW the output is not affected.

The CD54HC/HCT75 are supplied in 16-lead hermetic dual-in-line packages (F suffix). The CD74HC/HCT75 are supplied in 16-lead dual-in-line plastic package (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^{\circ}\text{C}$
- Balanced Propagation delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_I \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic Diagram




Fig. 2 - Latch Detail

CD54/74HC75

CD54/74HCT75

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC}):	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			V
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			$^\circ\text{C}$
CD74 Types	-40	+85	
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			ns
	at 2 V	0	1000
	at 4.5 V	0	500
	at 6 V	0	400

*Unless otherwise specified, all voltages are referenced to Ground.



TERMINAL ASSIGNMENT

TRUTH TABLE

Inputs		Outputs	
D	$\bar{E}$	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	Q0	$\bar{Q}0$

H = High Level

L = Low Level

X = Don't Care

Q0 = The level of Q before the transition of $\bar{E}$.

CD54/74HC75 CD54/74HCT75

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC75/CD54HC75										CD74HCT75/CD54HCT75										UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+ 25°C			-40/ + 85°C		-55/ + 125°C		V _I V	V _{CC} V	+ 25°C			-40/ + 85°C		-55/ + 125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max				
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—		4.5										V
				4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—			V
				6	4.2	—	—	4.2	—	4.2	—	—	5.5										V
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5										V
				4.5	—	—	1.35	—	1.35	—	1.35		to	—	—	0.8	—	0.8	—	0.8	—		V
				6	—	—	1.8	—	1.8	—	1.8		5.5										V
High-Level Output Voltage	V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}											V
		or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—			V
CMOS Loads		V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											V
TTL Loads	V _{IL}	V _{IL}										V _{IL}											V
	or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—			V
	V _{IH}		-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											V
Low-Level Output Voltage	V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}											V
		or		4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—		V
CMOS Loads		V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}											V
TTL Loads	V _{IL}	V _{IL}										V _{IL}											V
	or		4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—		V
	V _{IH}		5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											V
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd		5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	4	—	40	—	80	V _{CC} or Gnd		5.5	—	—	4	—	40	—	80	—	μA
Additional quiescent Device Current per input pin, 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DO, D1	0.8
$\overline{1E}, \overline{2E}$	1.2

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC75

CD54/74HCT75

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_{L_i} (pF)	SYMBOL	TYPICAL		UNITS
			HC75	HCT75	
Propagation Delay	D to Q	t_{PLH}	9	11	ns
	D to $\bar{Q}$		10	11	ns
	Enable to Q	t_{PHL}	10	11	ns
	Enable to $\bar{Q}$		11	12	ns
Power Dissipation Capacitance*	—	C_{PD}	46	46	pF

* C_{PD} is used to determine the dynamic power consumption per latch.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L)$$

 f_i = Input Frequency C_L = Load Capacitance V_{CC} = Supply Voltage

PREREQUISITE FOR SWITCHING FUNCTION





CHARACTERISTIC	TEST CONDITION	V _{CC} V	LIMITS												UNITS
			25° C				-40° C to + 85° C				-55° C to + 125° C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pulse Width	t _w	2	80		—		100		—		120		—		ns
Enable Input	4.5	16		16		20		20		24		24			
	6	14		—		17		—		20		—			
Setup Time	t _{su}	2	60		—		75		—		90		—		ns
D to Enable	4.5	12		12		15		15		18		18			
	6	10		—		13		—		15		—			
Hold Time	t _h	2	3		—		3		—		3		—		ns
Enable to D	4.5	3		3		3		3		3		3			
	6	3		—		3		—		3		—			

CD54/74HC75
CD54/74HCT75

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_s, t_r = 6 ns)

HARRIS SEMICOND SECTOR 27E D 4302271 0017525 5 HAS

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to + 85° C				-55° C to + 125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Q	t _{PLH} t _{PHL}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
		4.5	—	22	—	28	—	28	—	35	—	33	—	42	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Data to $\overline{Q}$	t _{PLH} t _{PHL}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
		4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to Q	t _{PLH} t _{PHL}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
		4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to $\overline{Q}$	t _{PLH} t _{PHL}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
		4.5	—	26	—	30	—	33	—	38	—	39	—	45	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Output Transition Time	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V