


CD54/74HC4067
CD54/74HCT4067

File Number 1783

Advance Information/
Preliminary Data**High-Speed CMOS Logic**

16-Channel Analog Multiplexer/Demultiplexer

Type Features:

- Wide analog input voltage range:
- Low "on" resistance:
70 Ω typ ($V_{cc} = 4.5V$)
60 Ω typ ($V_{cc} = 6V$)
- Fast switching and propagation speeds
- "Break-before-make" switching: (6 ns typ @ 4.5V)
- Available in both narrow and wide-body plastic packages

The RCA-CD54/74HC/HCT4067 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range. They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, these devices have an enable control which when high will disable all switches to their "off" state.

The CD54HC4067 and CD54HCT4067 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC4067 and CD74HCT4067 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).




Fig. 1 - Functional diagram.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54/74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{cc} @ $V_{cc} = 5V$
- CD54/74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

TRUTH TABLE

S0	S1	S2	S3	E	Selected Channel
X	X	X	X	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	0	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

1 = High Level
0 = Low Level
X = Don't Care.

T-51-12

**CD54/74HC4067
CD54/74HCT4067**
MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{ix} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{ox} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5V)	±25mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50mA

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	600 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C

STORAGE TEMPERATURE (T_{stg}):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300°C**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} :*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{IN} , V _{OUT}	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f (Control Inputs)			
at 2 V	0	1000	
at 4.5 V	0	500	
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4067
CD54/74HCT4067

T-51-12

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC/CD54HC4067									CD74HCT/CD54HCT4067									UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE		
	LOGIC V _I V	SWITCH V _{IS} V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		LOGIC V _I V	SWITCH V _{IS} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage	V _H			2	1.5	—	—	1.5	—	1.5	—	—	—	2	—	—	2	—	2	—	
				4.5	3.15	—	—	3.15	—	3.15	—				—	—	—	—	—	—	
				6	4.2	—	—	4.2	—	4.2	—				—	—	—	—	—	—	
Low-Level Input Voltage	V _L			2	—	—	0.5	—	0.5	—	0.5	—	—	—	—	—	0.8	—	0.8	—	0.8
				4.5	—	—	1.35	—	1.35	—	1.35				—	—	—	—	—	—	—
				6	—	—	1.8	—	1.8	—	1.8				—	—	—	—	—	—	—
Maximum "On" Resistance R _{ON} I _O = I _{mA}	V _{CC} or Gnd	V _{CC} or Gnd	4.5	—	70	160	—	200	—	240	V _{CC} or Gnd	—	70	160	—	200	—	240	Ω		
	6	—	60	140	—	175	—	210	—	—	—	—	—	—	—						
	V _{CC} to Gnd	V _{CC} to Gnd	4.5	—	90	180	—	225	—	270	V _{CC} to Gnd	—	90	180	—	225	—	270			
	6	—	80	160	—	200	—	240	—	—	—	—	—	—	—						
Maximum "On" resistance between any two switches ΔR _{ON}	—	—	4.5	—	10	—	—	—	—	—	—	—	—	—	10	—	—	—	—		
	—	—	6	—	8.5	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
Switch "Off" Leakage Current	I _z	Ē = V _{CC}	V _{CC} or Gnd	6	—	—	±0.8	—	±8	—	±8	Ē = V _{CC}	V _{CC} or Gnd	—	—	±0.8	—	±8	—	±8	
Logic Input Leakage Current	I _i	V _{CC} or Gnd	—	6	—	—	±0.1	—	±1	—	±1	**	—	—	—	±0.1	—	±1	—	±1	
Quiescent Device Current	I _Q	V _{CC} or Gnd	—	6	—	—	8	—	80	—	160	V _{CC} or Gnd	—	—	—	8	—	80	—	160	
Additional Quiescent Device Current per input pin: 1 unit load	I _{QCC}	ΔI _{CC} *	—	—	—	—	—	—	—	—	—	V _{CC} ~ 2.1	—	—	100	360	—	450	—	490	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.**Any Voltage Between V_{CC} & Gnd.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
S ₀ - S ₃ E	0.5 0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

**CD54/74HC4067
CD54/74HCT4067**
SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ C$, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay Time: Switch In to Switch Out	t_{PLH}, t_{PHL}	15	6	ns
Switch Turn Off \bar{E} to Out	t_{PLZ}, t_{PHZ}	15	23	
Sn to Out	t_{PLZ}, t_{PHZ}		21	
Switch Turn On E to Out	t_{PZL}, t_{PZH}	15	23	
Sn to Out	t_{PZL}, t_{PZH}	—	25	
Power Dissipation Capacitance*	C_{PD}		93	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_0 = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_S) V_{CC}^2 f_o$$

 f_i = input frequency f_o = output frequency C_L = load capacitance C_S = switch capacitance V_{CC} = supply voltageSWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	V_{CC} V	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
Propagation Delay Time	t_{PLH}	2	—	75	—	—	95	—	—	—	110	—	—	ns
Switch In to Out	t_{PHL}	4.5	—	15	—	15	—	19	—	19	—	22	—	
		6	—	13	—	—	—	16	—	—	—	19	—	
Switch Turn-On \bar{E} to Out	t_{PZL}	2	—	275	—	—	—	345	—	—	—	415	—	
		4.5	—	55	—	60	—	69	—	75	—	83	—	
		6	—	47	—	—	—	59	—	—	—	71	—	
Sn to Out	t_{PZH}	2	—	300	—	—	—	375	—	—	—	450	—	—
		4.5	—	60	—	60	—	75	—	75	—	90	—	ns
		6	—	51	—	—	—	64	—	—	—	76	—	
Switch Turn-Off \bar{E} to Out	t_{PLZ}	2	—	275	—	—	—	345	—	—	—	415	—	
		4.5	—	55	—	55	—	69	—	69	—	83	—	
		6	—	47	—	—	—	59	—	—	—	71	—	
Sn to Out	t_{PHZ}	2	—	290	—	—	—	365	—	—	—	435	—	—
		4.5	—	58	—	58	—	73	—	73	—	87	—	
		6	—	49	—	—	—	62	—	—	—	74	—	
Input (Control) Capacitance	C_I	—	—	10	—	10	—	10	—	10	—	10	—	pF

ANALOG CHANNEL CHARACTERISTICS — Typical Values at $T_A = 25^\circ C$








CHARACTERISTICS	TEST CONDITION	V_{CC} V	HC/HCT	UNITS
Switch Frequency Response at -3 dB (Fig. 12)	Fig. 3 Notes 1 & 2	4.5	89	MHz
Sine Wave Distortion	Fig. 4	4.5	0.051	%
Feedthrough Noise: \bar{E} to Switch	Fig. 5 Notes 2 & 3	4.5	TBE	mV
S to Switch			TBE	
Switch "OFF" Signal Feedthrough (Fig. 13)	Fig. 6	4.5	-76	dB
Switch Input Capacitance	C_S	—	—	5
Common Capacitance	C_{COM}	—	—	50 pF


NOTES: 1. Adjust input level for 0 dBm at output, $f = 1$ kHz.2. V_{IS} is centered at $V_{CC}/2$.3. Adjust input for 0 dBm, at V_{IS}

CD54/74HC4067
CD54/74HCT4067

HARRIS SEMICOND SECTOR

27E D ■ 4302271 0017953 4 ■ HAS



CD54/74HC4067
CD54/74HCT4067

92CS-39360




Fig. 10 - Switch on/off propagation delay time test circuit.




Fig. 11 - Switch In to Switch Out Propagation delay time test circuit.




Fig. 12 - Typical switch frequency response.




Fig. 13 - Typical switch-off signal feed through vs. frequency.