


CD54/74HC4017 CD54/74HCT4017

File Number 1639

HARRIS SEMICONDUCTOR

27E D 4302271 0017879 7 HAS

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM
CD54/74HC4017, CD54/74HCT4017

Decade Counter/Divider with 10 Decoded Outputs

Type Features:

- Fully static operation
- Buffered inputs
- Common reset
- Positive edge clocking
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{C}$

The RCA-CD54/74HC4017 and CD54/74HCT4017 are high speed silicon gate CMOS 5-stage Johnson counters with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition of the CLOCK (CP) input. Each output stays high for one clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes low, and can be used in conjunction with the CLOCK ENABLE (CE) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low.

The device can drive up to 10 low power Schottky equivalent loads. The CD54/74HCT4017 is an enhanced version of equivalent CMOS types.

The CD54HC4017 and CD54HCT4017 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4017 and CD74HCT4017 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

TRUTH TABLE

CP	CE	MR	Output State*
L	X	L	No Change
X	H	L	No Change
X	X	H	"0"=H, "1"-"9"=L
↘	L	L	Increments Counter
↘	X	L	No Change
X	↘	L	No Change
H	↘	L	Increments Counter

H = High Level

L = Low Level

↘ = High-to-Low Transition


↗ = Low-to-High Transition

X=Don't Care

*If $n < 5$ TC=H, Otherwise=L

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC4017 CD54/74HCT4017

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{STG})

	-65 to $+150^\circ\text{C}$
--	-----------------------------

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$




Fig. 1 — Logic diagram for the CD54/74HC/HCT 4017

CD54/74HC4017
CD54/74HCT4017
STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4017/CD54HC4017										CD74HCT4017/CD54HCT4017										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—	V	
				6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—	—	V	
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—	V	
				6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—	—	V	
High-Level Output Voltage	V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	V	
or		4.5		4.4	—	—	4.4	—	4.4	—	or											
CMOS Loads	V _{IH}	6		5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}											V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	V	
or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or											
V _{IH}		-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage	V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V	
or		4.5		—	—	0.1	—	0.1	—	0.1	—	or										
CMOS Loads	V _{IH}	6		—	—	0.1	—	0.1	—	0.1	—	V _{IH}										
TTL Loads	V _{IL}											V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	V	
or		4	4.5	—	—	0.26	—	0.33	—	0.4	or											
V _{IH}		5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current	I _I	V _{CC}	6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
or																						
Gnd																						
Quiescent Device Current	I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	μA	
or																						
Gnd																						
Additional Quiescent Device Current per input pin, 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{cc} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
CP	0.15
$\overline{CE}$	0.25
MR	0.3

*Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4017 CD54/74HCT4017

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2	6	V
	4.5	5.5	V
DC Input or Output Voltage V_i , V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40	+85	°C
	-55	+125	°C
Input Rise and Fall Times, t_r , t_f at 2V at 4.5 V at 6V	0	1000	ns
	0	500	ns
	0	400	ns
	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	C_L (pF)	Typical Values		UNITS
			HC	HCT	
Propagation Delay CP to Out	t_{PLH}	15	19	19	ns
	t_{PHL}	15	19	19	ns
CP to TC	t_{PLH}	15	19	19	ns
	t_{PHL}	15	19	19	ns
$\overline{CE}$ to Out	t_{PLH}	15	21	21	ns
	t_{PHL}	15	21	21	ns
$\overline{CE}$ to TC	t_{PLH}	15	21	21	ns
	t_{PHL}	15	21	21	ns
MR to Out	t_{PLH}	15	19	19	ns
	t_{PHL}	15	19	19	ns
MR to TC	t_{PLH}	15	19	19	ns
	t_{PHL}	15	19	19	ns
Max. CP Frequency	f_{MAX}	15	60	50	MHz
Power Dissipation Capacitance*	C_{PD}	—	39	39	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency.

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

CD54/74HC4017 CD54/74HCT4017

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
CP Pulse Width	t_w	V_{cc} 2 4.5 6	80 16 14	— — —	— 16 —	— — —	100 20 17	— — —	— 20 —	— — —	120 24 20	— — —	— 24 —	— — —	ns
MR Pulse Width	t_w	V_{cc} 2 4.5 6	80 16 14	— — —	— 16 —	— — —	100 20 17	— — —	— 20 —	— — —	120 24 20	— — —	— 24 —	— — —	ns
Max. Clock Freq. f_{CL} (max.)		V_{cc} 2 4.5 6	6 30 35	— — —	— 25 —	— — —	5 24 30	— — —	— 20 —	— — —	4 20 23	— — —	— 17 —	— — —	MHz
$\overline{CE}$ to CP Setup Time	t_{SU}	V_{cc} 2 4.5 6	75 15 13	— — —	— 15 —	— — —	95 19 16	— — —	— 19 —	— — —	110 22 19	— — —	— 22 —	— — —	ns
$\overline{CE}$ to CP Hold Time	t_H	V_{cc} 2 4.5 6	0 0 0	— — —	— 0 —	— — —	0 0 0	— — —	— 0 —	— — —	0 0 0	— — —	— 0 —	— — —	ns
MR Removal Time	t_{REM}	V_{cc} 2 4.5 6	5 5 5	— — —	— 5 —	— — —	5 5 5	— — —	— 5 —	— — —	5 5 5	— — —	— 5 —	— — —	ns

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_i = 6$ ns)








CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP to any Dec. Out	t _{PLH} t _{PHL}	2 4.5 6	— — —	230 46 39	— — —	— 46 —	— — —	290 58 49	— — —	— 58 —	— — —	345 69 59	— — —	— 69 —	ns
CP to TC	t _{PLH} t _{PHL}	2 4.5 6	— — —	230 46 39	— — —	— 46 —	— — —	290 58 49	— — —	— 58 —	— — —	345 69 59	— — —	— 69 —	ns
$\overline{CE}$ to any Dec. Out	t _{PLH} t _{PHL}	2 4.5 6	— — —	250 50 43	— — —	— 50 —	— — —	315 63 54	— — —	— 63 —	— — —	375 75 64	— — —	— 75 —	ns
$\overline{CE}$ to TC	t _{PLH} t _{PHL}	2 4.5 6	— — —	250 50 43	— — —	— 50 —	— — —	315 63 54	— — —	— 63 —	— — —	375 75 64	— — —	— 75 —	ns
MR to any Dec. Out	t _{PLH} t _{PHL}	2 4.5 6	— — —	230 46 39	— — —	— 46 —	— — —	290 58 49	— — —	— 58 —	— — —	345 69 59	— — —	— 69 —	ns
MR to TC	t _{PLH} t _{PHL}	2 4.5 6	— — —	230 46 39	— — —	— 46 —	— — —	290 58 49	— — —	— 58 —	— — —	345 69 59	— — —	— 69 —	ns
Transition Time TC, Dec. Out	t _{THL} t _{TLH}	2 4.5 6	— — —	75 15 13	— — —	— 15 —	— — —	95 19 16	— — —	— 19 —	— — —	110 22 19	— — —	— 22 —	ns
Input Capacitance	C _{IN}		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC4017 CD54/74HCT4017

HARRIS SEMICONDUCTOR

27E D



4302271 0017884 0 HAS



92CL-38462R1

	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
V_S	$0.5 V_{CC}$	1.3 V

Transition times and propagation delay times.



Timing diagram for the CD54/74HC/HCT4017