



# Single- and Dual-Bidirectional Low-Level Translator

## General Description

The MAX13046E/MAX13047E  $\pm 15\text{kV}$  ESD-protected bidirectional level translators provide level shifting for data transfer in a multivoltage system. The MAX13046E is a single-channel translator, and the MAX13047E is a dual-channel translator. Externally applied voltages,  $V_{CC}$  and  $V_L$ , set the logic level on either side of the device. The MAX13046E/MAX13047E utilize a transmission-gate-based design to allow data translation in either direction ( $V_L \leftrightarrow V_{CC}$ ) on any single data line. The MAX13046E/MAX13047E accept  $V_L$  from +1.1V to the minimum of either +3.6V or ( $V_{CC} + 0.3\text{V}$ ), and  $V_{CC}$  from +1.65V to +5.5V, making these devices ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX13046E/MAX13047E feature a shutdown mode that reduces supply current to less than  $1\mu\text{A}$  thermal short-circuit protection, and  $\pm 15\text{kV}$  ESD protection on the  $V_{CC}$  side for enhanced protection in applications that route signals externally. The MAX13046E/MAX13047E operate at a guaranteed data rate of 8Mbps when push-pull driving is used.

The MAX13046E is available in a 6-pin  $\mu\text{DFN}$  package, and the MAX13047E is available in a 10-pin UTQFN. Both devices are specified over the extended  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  operating temperature range.

## Applications

I<sup>2</sup>C and 1-Wire<sup>®</sup> Level Translation  
 CMOS Logic-Level Translation  
 Cell Phones  
 Portable Devices


1-Wire is a registered trademark of Maxim Integrated Products, Inc.

Typical Application Circuits appear at end of data sheet.

## Features

- ◆ Bidirectional Level Translation
- ◆ Operation Down to +1.1V on  $V_L$
- ◆ Ultra-Low Supply Current in Shutdown Mode  $1\mu\text{A}$  (max)
- ◆ Guaranteed Push-Pull Driving Data Rate  
 8Mbps ( $+1.2\text{V} \leq V_L \leq +3.6\text{V}$ ,  $V_{CC} \leq +5.5\text{V}$ )  
 16Mbps ( $+1.8\text{V} \leq V_L \leq V_{CC} \leq +3.3\text{V}$ )
- ◆ Extended ESD Protection on the I/O  $V_{CC}$  Lines  
 $\pm 15\text{kV}$  Human Body Model  
 $\pm 15\text{kV}$  IEC61000-4-2 Air-Gap Discharge Method  
 $\pm 8\text{kV}$  IEC61000-4-2 Contact Discharge
- ◆ Low Supply Current
- ◆ Short-Circuit Protection
- ◆ Space-Saving  $\mu\text{DFN}$  and UTQFN Packages

## Pin Configurations



MAX13046E/MAX13047E

## Ordering Information/Selector Guide

PART	PIN-PACKAGE	NUMBER OF CHANNELS	TOP MARK
MAX13046EELT+	6 $\mu\text{DFN}$ (1mm x 1.5mm)	1	OC
MAX13047EEVB+	10 UTQFN (1.4mm x 1.8mm)	2	AAC

Note: All devices are specified over the extended  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  operating temperature range.

+Denotes a lead-free/RoHS-compliant package.

EP = Exposed pad.



# Single- and Dual-Bidirectional Low-Level Translator

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V <sub>CC</sub> .....	-0.3V to +6V
V <sub>L</sub> .....	-0.3V to +4V
I/O V <sub>CC</sub> .....	-0.3V to (V <sub>CC</sub> + 0.3V)
I/O V <sub>L</sub> .....	-0.3V to (V <sub>L</sub> + 0.3V)
SHDN.....	-0.3V to +6V
Short-Circuit Duration I/O V <sub>L</sub> , I/O V <sub>CC</sub> to GND.....	Continuous
Power Dissipation (T <sub>A</sub> = +70°C)	
6-Pin $\mu$ DFN (derate 2.1mW/°C above +70°C).....	168mW
10-Pin UTQFN (derate 6.9mW/°C above +70°C).....	559mW

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) (Note 1)

6-Pin $\mu$ DFN.....	477°C/W
10-Pin UTQFN.....	20.1°C/W

Junction-to-Ambient Thermal Resistance ( $\theta_{JC}$ ) (Note 1)

6-Pin $\mu$ DFN.....	20.1°C/W
10-Pin UTQFN.....	143.1°C/W

Operating Temperature Range.....

Junction Temperature.....

Storage Temperature Range.....

Lead Temperature (soldering, 10s).....

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maxim-ic.com/thermal-tutorial](http://www.maxim-ic.com/thermal-tutorial).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +1.65V to +5.5V, V<sub>L</sub> = +1.1V to minimum of either +3.6V or ((V<sub>CC</sub> + 0.3V)), I/O V<sub>L</sub> and I/O V<sub>CC</sub> are unconnected, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are V<sub>CC</sub> = +3.3V, V<sub>L</sub> = +1.8V at T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>						
V <sub>L</sub> Supply Range	V <sub>L</sub>	V <sub>CC</sub> > 3.3V	1.1		3.6V	V
		V <sub>CC</sub> ≤ 3.3V	1.1		V <sub>CC</sub> + 0.3V	
V <sub>CC</sub> Supply Range	V <sub>CC</sub>		1.65		5.5	V
Supply Current from V <sub>CC</sub>	I <sub>QVCC</sub>				10	μA
Supply Current from V <sub>L</sub>	I <sub>QVL</sub>				15	μA
V <sub>CC</sub> Shutdown-Mode Supply Current	I <sub>SD-VCC</sub>	T <sub>A</sub> = +25°C, $\overline{\text{SHDN}}$ = GND		0.03	1	μA
V <sub>L</sub> Shutdown-Mode Supply Current	I <sub>SD-VL</sub>	T <sub>A</sub> = +25°C, $\overline{\text{SHDN}}$ = GND		0.03	1	μA
I/O V <sub>L</sub> and I/O V <sub>CC</sub> Shutdown-Mode Leakage Current	I <sub>SD-LKG</sub>	T <sub>A</sub> = +25°C, $\overline{\text{SHDN}}$ = GND		0.02	0.5	μA
SHDN Input Leakage		T <sub>A</sub> = +25°C		0.02	0.1	μA
<b>ESD PROTECTION</b>						
I/O V <sub>CC</sub> (Note 4)		Human Body Model		±15V		kV
		IEC 61000-4-2 Air-Gap Discharge		±15V		
		IEC 61000-4-2 Contact Discharge		±8V		
All Other Pins		Human Body Model		±2		kV
<b>LOGIC-LEVEL THRESHOLDS</b>						
I/O V <sub>L</sub> Input-Voltage High	V <sub>IHL</sub>			V <sub>L</sub> - 0.2		V
I/O V <sub>L</sub> Input-Voltage Low	V <sub>ILL</sub>				0.15	V

# Single- and Dual-Bidirectional Low-Level Translator

MAX13046E/MAX13047E

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +1.65V$  to  $+5.5V$ ,  $V_L = +1.1V$  to minimum of either  $+3.6V$  or  $((V_{CC} + 0.3V))$ , I/O  $V_L$  and I/O  $V_{CC}$  are unconnected,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted. Typical values are  $V_{CC} = +3.3V$ ,  $V_L = +1.8V$  at  $T_A = +25^\circ C$ .) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC}$ Input-Voltage High	$V_{IHC}$		$V_{CC} - 0.4$			V
I/O $V_{CC}$ Input-Voltage Low	$V_{ILC}$				0.15	V
I/O $V_L$ Output-Voltage High	$V_{OHL}$	I/O $V_L$ source current = $20\mu A$ , $V_{I/O V_{CC}} > V_{CC} - 0.4V$	$0.67 \times V_L$			V
I/O $V_L$ Output-Voltage Low	$V_{OLL}$	I/O $V_L$ sink current = $1mA$ , $V_{I/O V_{CC}} < 0.15V$			0.4	V
I/O $V_{CC}$ Output-Voltage High	$V_{OHC}$	I/O $V_{CC}$ source current = $20\mu A$ , $V_{I/O V_L} > V_L - 0.2V$	$0.67 \times V_{CC}$			V
I/O $V_{CC}$ Output-Voltage Low	$V_{OLC}$	I/O $V_{CC}$ sink current = $1mA$ , $V_{I/O V_L} < 0.15V$			0.4	V
$\overline{SHDN}$ Input-Voltage High	$V_{IH-\overline{SHDN}}$	$V_L > 1.2$	$V_L - 0.2$			V
		$1.1 \leq V_L < 1.2$	$V_L - 0.1$			
$\overline{SHDN}$ Input-Voltage Low	$V_{IL-\overline{SHDN}}$				0.15	V
I/O $V_L$ -to-I/O $V_{CC}$ Resistance				80	250	$\Omega$
$V_{CC}$ Shutdown Threshold Low	$V_{TH\_L\_VCC}$	$V_{CC}$ falling, $V_L = +3.3V$	0.5	0.8	1.1	V
$V_{CC}$ Shutdown Threshold High	$V_{TH\_H\_VCC}$	$V_{CC}$ rising, $V_L = +3.3V$	0.3	0.6	0.9	V
$V_L$ Shutdown Threshold	$V_{TH\_V_L}$		0.35	0.75	1.06	V
Pullup Resistance		$V_{CC} = V_L = +3.3V$	6	10	15.5	$k\Omega$
<b>RISE/FALL-TIME ACCELERATOR STAGE</b>						
Accelerator Pulse Duration				20		ns
I/O $V_L$ Output-Accelerator Source Impedance		$V_L = 1.7V$		13		$\Omega$
I/O $V_{CC}$ Output-Accelerator Source Impedance		$V_{CC} = 2.2V$		17		$\Omega$
I/O $V_L$ Output-Accelerator Source Impedance		$V_L = 3.2V$		6		$\Omega$
I/O $V_{CC}$ Output-Accelerator Source Impedance		$V_{CC} = 3.6V$		10		$\Omega$

# Single- and Dual-Bidirectional Low-Level Translator

## TIMING CHARACTERISTICS FOR $+1.2V \leq V_L \leq$ MINIMUM OF EITHER $+3.6V$ OR $(V_{CC} + 0.3V)$

( $V_{CC} \leq \pm 5.5V$ ,  $+1.2V \leq V_L \leq$  minimum of either  $+3.6V$  or  $(V_{CC} + 0.3V)$ ),  $R_S = 50\Omega$ ,  $R_L = 1M\Omega$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted. Typical values are  $V_{CC} = +3.3V$ ,  $V_L = +1.8V$  at  $T_A = +25^\circ C$ .) (Notes 2, 3, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC}$ Rise Time	$t_{RVCC}$	Push-pull driving, Figure 1a		7	25	ns
		Open-drain driving, Figure 1c		170	400	
I/O $V_{CC}$ Fall Time	$t_{FVCC}$	Push-pull driving, Figure 1a		6	37	ns
		Open-drain driving, Figure 1c		20	50	
I/O $V_L$ Rise Time	$t_{RVL}$	Push-pull driving, Figure 1b		8	30	ns
		Open-drain driving, Figure 1d		180	400	
I/O $V_L$ Fall Time	$t_{FVL}$	Push-pull driving, Figure 1		3	56	ns
		Open-drain driving, Figure 1d		30	60	
Propagation Delay	$t_{PD-VL-VCC}$	Driving I/O $V_L$	Push-pull driving	5	30	ns
			Open-drain driving	210	1000	
	$t_{PD-VCC-VL}$	Driving I/O $V_{CC}$	Push-pull driving	4	30	
			Open-drain driving	190	1000	
Channel-to-Channel Skew	$t_{SKEW}$	Each translator equally loaded	Push-pull driving		20	ns
			Open-drain driving		50	
Maximum Data Rate		Push-pull driving	8			Mbps
		Open-drain driving	500			kbps

## TIMING CHARACTERISTICS FOR $+1.1V \leq V_L \leq +1.2V$

( $V_{CC} \leq \pm 5.5V$ ,  $+1.1V \leq V_L \leq +1.2V$ ,  $R_S = 50\Omega$ ,  $R_L = 1M\Omega$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted. Typical values are  $V_{CC} = +3.3V$ ,  $V_L = +1.8V$  at  $T_A = +25^\circ C$ .) (Notes 2, 3, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC}$ Rise Time	$t_{RVCC}$	Push-pull driving, Figure 1a		7	200	ns
		Open-drain driving, Figure 1c		170	400	
I/O $V_{CC}$ Fall Time	$t_{FVCC}$	Push-pull driving, Figure 1a		6	37	ns
		Open-drain driving, Figure 1c		20	50	
I/O $V_L$ Rise Time	$t_{RVL}$	Push-pull driving, Figure 1b		8	30	ns
		Open-drain driving, Figure 1d		180	400	
I/O $V_L$ Fall Time	$t_{FVL}$	Push-pull driving, Figure 1		3	30	ns
		Open-drain driving, Figure 1d		30	60	
Propagation Delay	$t_{PD-VL-VCC}$	Driving I/O $V_L$	Push-pull driving	5	200	ns
			Open-drain driving	210	1000	
	$t_{PD-VCC-VL}$	Driving I/O $V_{CC}$	Push-pull driving	4	200	
			Open-drain driving	190	1000	
Channel-to-Channel Skew	$t_{SKEW}$	Each translator equally loaded	Push-pull driving		20	ns
			Open-drain driving		50	
Maximum Data Rate		Push-pull driving	1.2			Mbps
		Open-drain driving	500			kbps

# Single- and Dual-Bidirectional Low-Level Translator

## TIMING CHARACTERISTICS FOR $+1.8V \leq V_L \leq V_{CC} \leq +3.3V$

( $+1.8V \leq V_L \leq V_{CC} \leq +3.3V$ ,  $R_S = 50\Omega$ ,  $R_L = 1M\Omega$ ,  $C_L = 15pF$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise noted. Typical values are  $V_{CC} = +3.3V$ ,  $V_L = +1.8V$  at  $T_A = +25^\circ C$ .) (Notes 2, 3, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC}$ Rise Time	$t_{RVCC}$	Push-pull driving, Figure 1a			15	ns
I/O $V_{CC}$ Fall Time	$t_{FVCC}$	Push-pull driving, Figure 1a			15	ns
I/O $V_L$ Rise Time	$t_{RVL}$	Push-pull driving, Figure 1b			15	ns
I/O $V_L$ Fall Time	$t_{FVL}$	Push-pull driving, Figure 1b			15	ns
Propagation Delay	$t_{PD-VL-VCC}$	Push-pull driving, driving I/O $V_L$			15	ns
	$t_{PD-VCC-VL}$	Push-pull driving, driving I/O $V_{CC}$			15	
Channel-to-Channel Skew	$t_{SKEW}$	Push-pull driving, each translator equally loaded			10	ns
Maximum Data Rate		Push-pull driving	16			Mbps

**Note 2:** All units are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed by design and not production tested.

**Note 3:** For normal operation, ensure  $V_L < (V_{CC} + 0.3V)$ . During power-up,  $V_L > (V_{CC} + 0.3V)$  does not damage the device.

**Note 4:** ESD protection is guaranteed by design. To ensure maximum ESD protection, place a  $1\mu F$  ceramic capacitor between  $V_{CC}$  and GND. See *Typical Application Circuits*.










**Note 5:** Timing is measured using 10% of input to 90% of output.

MAX13046E/MAX13047E

# Single- and Dual-Bidirectional Low-Level Translator

## Typical Operating Characteristics

( $V_{CC} = +3.3V$ ,  $V_L = +1.8V$ ,  $R_L = 1M\Omega$ ,  $C_L = 15pF$ , push-pull driving data rate = 8Mbps,  $T_A = +25^\circ C$ , unless otherwise noted.)




# Single- and Dual-Bidirectional Low-Level Translator

## Typical Operating Characteristics (continued)


( $V_{CC} = +3.3V$ ,  $V_L = +1.8V$ ,  $R_L = 1M\Omega$ ,  $C_L = 15pF$ , push-pull driving data rate = 8Mbps,  $T_A = +25^\circ C$ , unless otherwise noted.)

MAX13046E/MAX13047E


**PROPAGATION DELAY vs. CAPACITIVE LOAD  
(PUSH-PULL DRIVING ONE I/O  $V_L$ )**




**RISE/FALL TIME vs. CAPACITIVE LOAD  
(PUSH-PULL DRIVING ONE I/O  $V_{CC}$ )**




**PROPAGATION DELAY vs. CAPACITIVE LOAD  
(PUSH-PULL DRIVING ONE I/O  $V_{CC}$ )**



**RAIL-TO-RAIL DRIVING  
(DRIVING ONE I/O  $V_L$ )**



**EXISTING SHUTDOWN MODE**



# Single- and Dual-Bidirectional Low-Level Translator

## MAX13046E Pin Description

MAX13046E		FUNCTION
$\mu$ DFN	NAME	
1	$V_L$	$V_L$ Input Supply Voltage. Bypass $V_L$ with a 0.1 $\mu$ F ceramic capacitor located as close as possible to the input.
2	GND	Ground
3	I/O $V_L$	Input/Output. Referenced to $V_L$ .
4	I/O $V_{CC}$	Input/Output. Referenced to $V_{CC}$ .
5	$\overline{\text{SHDN}}$	Shutdown Input. Drive $\overline{\text{SHDN}}$ high to enable the device. Drive $\overline{\text{SHDN}}$ low to put the device in shutdown mode.
6	$V_{CC}$	$V_{CC}$ Input Supply Voltage. Bypass $V_{CC}$ with a 1 $\mu$ F ceramic capacitor located as close as possible to the input for full ESD protection. If full ESD protection is not required, bypass $V_{CC}$ with a 0.1 $\mu$ F ceramic capacitor.

## MAX13047E Pin Description

MAX13047E		FUNCTION
UTQFN	NAME	
1	I/O $V_{L2}$	Input/Output 2. Referenced to $V_L$ .
2	$V_L$	$V_L$ Input Supply Voltage. Bypass $V_L$ with a 0.1 $\mu$ F ceramic capacitor located as close as possible to the input.
3, 7	N.C.	Not Connected. Internally not connected.
4	$\overline{\text{SHDN}}$	Enable Input. Drive $\overline{\text{SHDN}}$ high to enable the device. Drive $\overline{\text{SHDN}}$ low to put the device in shutdown mode.
5	I/O $V_{CC2}$	Input/Output 2. Referenced to $V_{CC}$ .
6	$V_{CC}$	$V_{CC}$ Input Supply Voltage. Bypass $V_{CC}$ with a 1 $\mu$ F ceramic capacitor located as close as possible to the input for full ESD protection. If full ESD protection is not required, bypass $V_{CC}$ with a 0.1 $\mu$ F ceramic capacitor.
8	I/O $V_{CC1}$	Input/Output 1. Referenced to $V_{CC}$ .
9	GND	Ground
10	I/O $V_{L1}$	Input/Output 1. Referenced to $V_L$ .
—	EP	Exposed Pad. Connect EP to GND.

### Detailed Description

The MAX13046E/MAX13047E  $\pm 15$ kV ESD-protected bidirectional level translators provide level shifting for data transfer in a multivoltage system. The MAX13046E is a single-channel translator and the MAX13047E is a dual-channel translator. Externally applied voltages,  $V_{CC}$  and  $V_L$ , set the logic level on either side of the device. The MAX13046E/MAX13047E utilize a transmission-gate-based design to allow data translation in either direction ( $V_L \leftrightarrow V_{CC}$ ) on any single data line. The MAX13046E/MAX13047E accept  $V_L$  from +1.1V to the minimum of either +3.6V or ( $V_{CC} + 0.3$ V) and  $V_{CC}$  from

+1.65V to +5.5V, making these devices ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX13046E/MAX13047E feature a shutdown mode that reduces supply current to less than 1 $\mu$ A thermal short-circuit protection, and  $\pm 15$ kV ESD protection on the  $V_{CC}$  side for enhanced protection in applications that route signals externally. The MAX13046E/MAX13047E operate at a guaranteed data rate of 8Mbps when push-pull driving is used. See the *Functional Diagram*.





# Single- and Dual-Bidirectional Low-Level Translator




Figure 1a. Rail-to-Rail Driving I/O VL




Figure 1b. Rail-to-Rail Driving I/O VCC

When VCC is disconnected or connected to ground, I/O VCC must not be driven more than VCC + 0.3V. When VL is disconnected or connected to ground, I/O VL must not be driven more than VL + 0.3V.

### Short-Circuit Protection

Thermal-overload detection protects the MAX13046E/MAX13047E from short-circuit fault conditions. In the event of a short-circuit fault, when the junction temperature (Tj) exceeds +150°C, the device enters shutdown mode. When the device has cooled to below +140°C, normal operation resumes.

### ±15kV ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The ESD structures withstand electrostatic discharge in all states: normal

operation, shutdown mode, and powered down. The I/O VCC lines of the MAX13046E/MAX13047E are characterized for protection to the following limit:

- ±15kV using the Human Body Model

### ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

### Human Body Model

Figure 2a shows the Human Body Model, and Figure 2b shows the current waveform it generates when discharged into a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the test device through a 1.5kΩ resistor.

# Single- and Dual-Bidirectional Low-Level Translator

MAX13046E/MAX13047E




Figure 1c. Open-Drain Driving I/O VL




Figure 1d. Open-Drain Driving I/O VCC

## IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX13046E/MAX13047E help to design equipment that meets Level 4 of IEC 61000-4-2 without the need for additional ESD-protection components. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 can be lower than that measured using the Human Body Model. Figure 3a shows the IEC 61000-4-2 model, and Figure 3b shows the current waveform for the  $\pm 8\text{kV}$ , IEC 61000-4-2, Level 4, ESD contact-discharge test. The Air-Gap test involves approaching the device with a charged probe. The contact-discharge method connects the probe to the device before the probe is energized.

## Applications Information

### Power-Supply Decoupling

To reduce ripple and the chance of transmitting incorrect data, bypass VL and VCC to ground with a  $0.1\mu\text{F}$  ceramic capacitor. To ensure full  $\pm 15\text{kV}$  ESD protection, bypass VCC to ground with a  $1\mu\text{F}$  ceramic capacitor. Place all capacitors as close as possible to the power-supply inputs.

### I<sup>2</sup>C Level Translation

The MAX13046E/MAX13047E level shifts the data present on the I/O lines between  $+1.1\text{V}$  and  $+5.5\text{V}$ , making them ideal for level translation between a low-voltage ASIC and an I<sup>2</sup>C device. A typical application involves interfacing a low-voltage microprocessor to a  $+3\text{V}$  or  $+5\text{V}$  D/A converter, such as the MAX517.

### 1-Wire Interface Translation

The MAX13046E/MAX13047E are ideal for level translation between a low-voltage ASIC and 1-Wire device. A

# Single- and Dual-Bidirectional Low-Level Translator




Figure 2a. Human Body ESD Test Model




Figure 3a. IEC 61000-4-2 ESD Test Model




Figure 2b. Human Body Current Waveform




Figure 3b. IEC 61000-4-2 ESD Generator Current Waveform

typical application involves interfacing a low-voltage microprocessor to an external memory, such as the DS2502. The maximum data rate depends on the 1-Wire device. For the DS2502, the maximum data rate is 16.3kbps. A 5kΩ pullup resistor is recommended when interfacing with the DS2502.

### Push-Pull vs. Open-Drain Driving

The MAX13046E/MAX13047E can be driven in a push-pull or open-drain configurations. For open-drain configuration, internal 10kΩ resistors pull up I/O VL and I/O VCC to their respective power supplies. See the *Timing Characteristics* table for maximum data rates when using open-drain drivers.

### PCB Layout

The MAX13046E/MAX13047E require good PCB layout for proper operation and optimal rise/fall time performance. Ensure proper high-frequency PCB layout even when operating at low data rates.

### Driving High-Capacitive Load



Capacitive loading on the I/O lines impacts the rise time (and fall time) of the MAX13046E/MAX13047E when driving the signal lines. The actual rise time is a function of the load capacitance, parasitic capacitance, the supply voltage, and the drive impedance of the MAX13046E/MAX13047E.

Operating the MAX13046E/MAX13047E at a low data rate does **NOT** increase capacitive load driving capability.

# Single- and Dual-Bidirectional Low-Level Translator

## Typical Application Circuits

MAX13046E/MAX13047E



# Single- and Dual-Bidirectional Low-Level Translator

## **Chip Information**

PROCESS: BICMOS

## **Package Information**

For the latest package outline information and land patterns, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
6 $\mu$ DFN	L611-1	<a href="#">21-0147</a>
10 UTQFN	V101A1CN-1	<a href="#">21-0028</a>

# Single- and Dual-Bidirectional Low-Level Translator

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/08	Initial release	—
1	8/08	Removing future product asterisks from MAX13047, changing <i>Electrical Characteristics</i> Table, packaging changes, changing ESD information	1-4, 6, 10

MAX13046E/MAX13047E

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_\_\_\_\_ 15