

# SANYO Semiconductors DATA SHEET

# LA9703W — Monolithic Linear IC Front End Processor for DVD Player

## **Overview**

The LA9703W is an RF signal-processing and servo error signal generation IC for DVD and CD playback. A DVD player can be implemented by combining this IC with a DVD DSP product that includes a digital servo DSP.

# **Functions**

- Generation of RF signal (with built-in RFAGC circuit).
- Generation of RF peak detection.
- Generation of RF bottom detection (time constant changeover).
- RF equalizer incorporated (fo, boost variable).
- FE Amplifier (Balance Adjustment VCA Built in).
- 3-beam Tracking Error Amplifier (Balance Adjustment VCA Built in).
- Reflect Amplifier.
- DPD Circuit.
- Push-pull TE amplifier.
- Wobble detection BPF built in.
- APC Circuit (two channels).

# **Specifications**

#### **Maximum Ratings** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		6.0	V
Allowable power dissipation	Pd max	Ta≤70°C(Mounted on a board *)	500	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +150	°C

\* Size: 114.3×76.1×1.6 mm Material: Glass epoxy

#### **Operating Conditions** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		5.0	V
Operating supply voltage	V <sub>CC</sub> op		4.65 to 5.35	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

## SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LA9703W


<b>Electrical Characteristics</b> at $Ta = 25^{\circ}C$ , V	$V_{CC}$ (Pins 2, 29, 63) = 5.0V, GND = (Pins 8, 19, 56) = 0V
---	---

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	Symbol	Contaitions	min	typ	max	UIII
Current drain	Icc	No signal	31	40.5	53	mA
Reference voltage 1	PREF	Pin 58, Load current ±2mA	2.3	2.5	2.7	V
Reference voltage 2	SREF	Pin 48 = 5V, Pin 51, Load current ±2mA	2.3	2.5	2.7	V
V <sub>IH</sub> min	VIH	Pin 20 to 28, Pin 30 to 31	2.3			V
V <sub>IL</sub> max	VIL	Pin 20 to 28, Pin 30 to 31			0.98	V
Ιн	Чн	Pin 20 to 28, Pin 30 to 31	-10		+10	μA
IIL	۱ <sub>IL</sub>	Pin 20 to 28, Pin 30 to 31	-10		+10	μA
VIDAH max	VIDH	Pin 32 to 36			SREF+1	V
	VIDL	Pin 32 to 36	SREF-1			V
Customer OP1	CAOP1	Pin 1 = PREF+450mV, Pin 62	PREF+0.3	PREF+0.45	PREF+0.6	V
Customizer OP2	CAOP2	Pin 1 = PREF-300mV, Pin 62	PREF-0.45	PREF-0.3	PREF-0.25	v
RF-EQ	RFEQ	Pins 61, 59 13MHz input, Pin 23 = 5V, Pin 25 = 0V, Pin 26 = 5V, Pin 34 = SREF+1V Output gain ratio of pins 55 and 54 at input of SREF+1V to pin 33 and SREF-1V to pin 33	6	9	12	dE
RF GAIN 1 (MAX GAIN 1)	RFG1	Pins 61, 59 input, Pin 23 = 0V, Pin 25 = 5V Pin 33 = Pin 34 = SREF Pins 55, 54	30	37		dE
RF GAIN 2 (MIN GAIN)	RFG2	Pins 61, 59 input, Pin 23 = 0V, Pin 25 = 0V Pin 33 = Pin 34 = SREF Pins 55, 54		3.4	6	dE
RF GAIN 3 (AGOF GAIN)	RFG3	Pins 61, 59 input, Pin 23 = 0V, Pin 25 = 0V Pin 33 = Pin 34 = SREF Pins 55, 54	3.9	7.9	11.9	dE
RF GAIN 4 (MAX GAIN 2)	RFG4	Pins 61, 59 input, Pin 23 = 0V, Pin 25 = 0V Pin 33 = Pin 34 = SREF Pins 55, 54	17.4	24.4		dE
PH	PH	Pin 61 = 130mVp-p, Pin 59 = PREF, Pin 23 = 0V, Pin 25 = 0V, Pin 33 = Pin 34 = SREF, Pin 24 = 0V Pin 50	SREF+0.5	SREF+0.75	SREF+0.9	V
ВН	ВН	Pin 61 = 130mVp-p, Pin 59 = PREF, Pin 23 = 0V, Pin 25 = 0V, Pin 33 = Pin 34 = SREF, Pin 31 = 5V Pin 46	SREF-0.23	SREF-0.53	SREF-0.83	V
RREC1	RREC1	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF-0.75V Pin 38	-5.7	-2.7	1.7	dE
RREC2	RREC2	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF+0.75V Pin 38	12.5	17.5	22.5	dE
RREC3	RREC3	Pins A6, A7 input, Pin 25 = 5V, Pin 32 = SREF-0.75V Pin 38	7.2	11.2	15.2	dE
RRECOST	ROST	A6 = A7 = PREF, Pin 25 = 0V, Pin 32 = SREF Pin 38	SREF-0.3	SREF	SREF+0.3	V
FEGAIN1	FEG1	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF-0.75V Pin 35 = SREF, Pin 39	2.2	5.2	8.2	dE
FEGAIN2	FEG2	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF+0.75V Pin 35 = SREF, Pin 39	22.5	25.5	28.5	dE
FEGAIN3	FEG3	Pins A6, A7 input, Pin 25 = 5V, Pin 32 = SREF-0.75V Pin 35 = SREF, Pin 39	15.9	19.9	23.9	dE
FEOST	FOST	A6 = A7 = PREF, Pin 25 = 0V, Pin 32 = SREF Pin 35 = SREF, Pin 39	SREF-0.3	SREF	SREF+0.3	V
FEBAL1	FBAL1	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF Pin 35 = SREF-0.75V, Pin 39∆GAIN	5.2	8.2	11.2	dE
FEBAL2	FBAL2	Pins A6, A7 input, Pin 25 = 0V, Pin 32 = SREF Pin 35 = SREF+0.75V, Pin 39∆GAIN	-11.2	-8.2	-5.2	dE
TEGAIN1	TEG1	A10, A11 pin input, Pin 25 = 0V, Pin 32 = SREF-0.75V, Pin 36 = SREF, Pin 40	12.2	15.2	18.2	dE
TEGAIN2	TEG2	A10, A11 pin input, Pin 25 = 0V, Pin 32 = SREF+0.75V, Pin 36 = SREF, Pin 40	32.6	35.6	38.5	dE
TEGAIN3	TEG3	A10, A11 pin input, Pin 25 = 5V, Pin 32 = SREF-0.75V, Pin 36 = SREF, Pin 40	25.8	29.8	33.8	dE
TEOST	TOST	A10 = Pin 11 = PREF, Pin 25 = 0V, Pin 32 = SREF Pin 36 = SREF, Pin 40	SREF-0.3	SREF	SREF+0.3	V

Devenueter	Symbol	O and this and	Ratings			11-14
Parameter	Symbol	Conditions	min	typ	max	Unit
TEBAL1	TBAL1	A10, A11 pin input, Pin 25 = 0V, Pin 32 = SREF Pin 36 = SREF-0.75V, Pin 40∆GAIN	5.3	8.3	11.3	dB
TEBAL2	TBAL2	A10, A11 pin input, Pin 25 = 0V, Pin 32 = SREF Pin 36 = SREF+0.75V, Pin 40∆GAIN	-11.3	-8.3	-5.3	dB
DPD phase difference voltage difference 1	P <sub>D</sub> 1	Differential voltage at pin 39 between inputs of Pin A1=pin A3=pin A4=pin A5=5MHz phase 0 degree, pin A2=5MHz phase 36 degrees and inputs of pin A1=pin A3=pin A4=pin A5=5MHz phase 0 degree, pin A2=5MHz phase -36 degree, $R_L$ =6.8k $\Omega$	0.39	0.51	0.66	V
DPD phase difference voltage difference 2	P <sub>D</sub> 2	Differential voltage at pin 39 between inputs of Pin A1 = pin A2 = pin A4 = pin A5 = 5MHz phase 0 degree, pin A3 = 5MHz phase 36 degrees and inputs of pin A1 = pin A2 = pin A4 = pin A5 = 5MHz phase 0 degree, pin A3 = 5MHz phase -36 degree, $R_L = 6.8k\Omega$	-0.66	-0.51	-0.39	V
DPD phase difference voltage difference 3	P <sub>D</sub> 3	Differential voltage at pin 39 between inputs of Pin A1 = pin A2 = pin A3 = pin A5 = 5MHz phase 0 degree, pin A4 = 5MHz phase 36 degrees and inputs of pin A1 = pin A2 = pin A3 = pin A5 = 5MHz phase 0 degree, pin A4 = 5MHz phase -36 degree, $R_L = 6.8k\Omega$	0.39	0.51	0.66	V
DPD phase difference voltage difference 4	P <sub>D</sub> 4	Differential voltage at pin 39 between inputs of Pin A1 = pin A2 = pin A3 = pin A4 = 5MHz phase 0 degree, pin A5 = 5MHz phase 36 degrees and inputs of pin A1 = pin A2 = pin A3 = pin A4 = 5MHz phase 0 degree, pin A5 = 5MHz phase -36 degree, $R_L = 6.8k\Omega$	-0.66	-0.51	-0.39	V
DPD offset	DPDOF	Pin A1 = A2 = A3 = A4 = A5 = 5MHz R <sub>L</sub> = $6.8k\Omega$	SREF-0.3	SREF	SREF+0.3	V
APC1 reference voltage	LDS1	Pin 20 = 0V, Pin 21 = 5V, Pin 15	150	180	200	mV
APC1 off	LDD1	Pin 21 = 0V, Pin 15	4.5	5		V
APC2 reference voltage	LDS2	Pin 20 = 5V, Pin 21 = 5V, Pin 15	3.2	3.5	3.8	mV
APC3 reference voltage	LDS3	Pin 22 = 5V, Pin 17	150	180	200	mV
APC2 off	LDD2	Pin 22 = 0V, Pin 17	4.5	5		V
BPF1	BPF1	Pin A8 = Pin A9 = 190kHz, Pin 32 = SREF-0.75V Pin 41	13.5	19	24.5	dB
BPF2	BPF2	Pin A8 = Pin A9 = 140kHz, Pin 32 = SREF-0.75V Pin 41		13.5	19.5	dB
BPF3	BPF3	Pin A8 = Pin A9 = 240kHz, Pin 32 = SREF-0.75V Pin 41		11	17	dB

# **Package Dimensions**

unit : mm



# **Operational Descriptions**

#### (1) Customer amplifier

This IC includes a built-in high-band operational amplifier. Pin 1 is the noninverting input and pin 64 is the inverting input. Pin 62 is the output.

If this circuit is not used, short pins 62 and 64, and connect pin 1 to pin 58.

#### (2) RF amplifier

The RF signal input differentially to pins 59 and 61 is passed through a VCA used for AGC and an equalizer and output as a differential signal from pins 54 and 55. The peak level and DC level of the differential signal output from pins 54 and 55 are detected. The AGC VCA is controlled by the detected peak signal to form an AGC loop. The time constant used for peak detection can be set with the value of the capacitor connected to pin 50. The AGC circuit can be set to a fixed gain by setting pin 23 to the high level. Also note that a DC servo is formed by adding the detected DC value to the AGC VCA front end. The DC servo band can be set with the value of the capacitor connected to pin 52. Setting pin 25 to the high level increases the gain of the input stage amplifier for pins 59 and 61 by a factor of five.

#### (3) RF equalizer

The equalizer is switched by pin 26 between DVD mode (when pin 26 is high) and CD mode (when pin 26 is low). The equalizer band is set by the value of the resistor connected between pin 57 and ground. The equalizer fo frequency can be changed by changing the pin 34 DC voltage.

The amount of boost provided by the equalizer can be changed by changing the pin 33 DC voltage.

#### (4) Peak hold/bottom hold

The peak hold and bottom hold envelope waveforms for the differential signal output from pins 54 and 55 is output from pins 47 and 46. When pin 24 is at the high level, the peak envelope detection time constant can be set with the value of the resistor connected between pin 49 and ground. The bottom hold band can be roughly doubled by setting pin 31 to the low level.

#### (5) Reflection amplifier

The current signal input to pins 9 and 10 is converted to a voltage and summed using a summation amplifier. The pit component is removed from the input signal with a low-pass filter. The summed signal is passed through the VCA that adjusts the servo gain and is output from pin 38. The VCA that adjusts the servo gain is controlled by the DC voltage applied to pin 32.

The gain is increased by another factor of 5 when pin 25 is at the high level.

#### (6) FE amplifier

The current signal input to pins 9 and 10 is converted to a voltage and after passing through a balance adjustment VCA, the difference is taken. That signal is then passed through a servo gain adjustment VCA and output from pin 39. The gain of the balance adjustment VCA can be adjusted by changing the DC voltage applied to pin 32. The gain is increased by another factor of 5 when pin 25 is at the high level.

#### (7) TE amplifier (for 3-beam systems)

The current signal input to pins 13 and 14 is converted to a voltage and after passing through a balance adjustment VCA, the difference is taken. That signal is then passed through a servo gain adjustment VCA and, after band switching, output from pin 40. The gain of the balance adjustment VCA can be adjusted by changing the DC voltage applied to pin 36. This VCA, which adjusts the servo gain, is controlled by the DC voltage applied to pin 32. The band switching circuit consists of a low-pass filter whose frequency is 30kHz when pin 31 is at the high level and whose frequency is 200kHz when pin 31 is low. Also, when pin 30 is at the low level, the output is shunted to SREF. The gain is increased by another factor of 5 when pin 25 is at the high level.

#### (8) DPD circuit

This circuit compares the phase of the pin 3 input signal to the pin 4, 5, 6, and 7 input signals and outputs the result from pin 40. The phase compared signal is output as a current signal by the pin 37 constant-current charge pump, and converted to a voltage level by the external capacitor and resistor attached to pin 37. The signal converted to a voltage is passed through a buffer amplifier and, after band limiting is applied by the band switching circuit, is output from pin 40. The charge pump is set to its off mode by a high level on pin 30. The band switching circuit consists of a low-pass filter whose frequency is 30kHz when pin 31 is at the high level and whose frequency is 200kHz when pin 31 is low. Also, when pin 30 is at the low level, pin 37 is shunted to SREF.

#### (9) PP amplifier

The current signal input to pins 11 and 12 is converted to a voltage and after passing through a servo gain adjustment VCA, the signal is band limited and output from pin 42. The signal output from pin 42 is input to pin 43 through a capacitor and resistor. After this input signal is amplified, it is output from pin 41. This VCA, which adjusts the servo gain, is controlled by the DC voltage applied to pin 32.

Note that pin 28 must be set to the low level if the PP amplifier is used.

#### (10) Wobble bandpass filter

The current signal input to pins 11 and 12 is converted to a voltage and the difference is taken. After passing through the servo gain adjustment VCA, the signal is input to the bandpass filter. The DC component of the signal that was band limited by the bandpass filter is removed with a DC cut circuit and, after being amplified by a 37dB amplifier, it is output from pin 41. The f<sub>O</sub> frequency of the bandpass filter can be changed by changing the value of the external resistor connected between pin 45 and ground.

When the value of the pin 45 external resistor is  $62k\Omega$ , f<sub>O</sub> will be about 200kHz. The cutoff frequency for the DC cut circuit is set by the value of the capacitor connected to pin 44. The cutoff frequency will be approximately the product of the internal resistance ( $18k\Omega$ ) and the value of the external capacitor.

Note that pin 28 must be set to the low level if the PP amplifier is used.

#### (11) APC circuit

A servo loop that holds the laser power at a fixed level is formed by inputting the monitor signal to pin 16 and connecting pin 15 to the laser driver. The threshold voltage will be 180mV when pin 20 is low and ( $V_{CC}$  - 1.5V) when pin 20 is high. The laser can be turned off by setting pin 21 to the low level.

Note that there are two APC circuit systems; the second system consists of pins 18 (monitor input), 17 (laser drive), and 22 (laser on/off). The threshold voltage is 180mV.

#### (12) Reference circuit


The V<sub>CC</sub> level is resistor divided by two internally and that voltage is output from pin 58. The pin 58 voltage is a dedicated reference voltage for the pickup.

The pin 48 voltage level is resistor divided by two internally and that voltage is output from pin 51. The pin 51 voltage is a reference level that is supplied to the DSP and other circuits.

Pin No.	Pin name	Pin description
1	CAP	Customer OP amplifier + input
2	Vcc	Power pin (for DPD)
3	PDRF	Pickup signal input
4	PD1	Pickup signal input
5	PD2	Pickup signal input
6	PD3	Pickup signal input
7	PD4	Pickup signal input
8	GND	Ground (for DPD)
9	FIN1	Pickup signal input
10	FIN2	Pickup signal input
11	PIN1	Pickup signal input
12	PIN2	Pickup signal input
13	TIN1	Pickup signal input
14	TIN2	Pickup signal input
15	LDD1	AP1 output
16	LDS1	APC1 monitor input
17	LDD2	APC2 output
18	LDS2	PC2 monitor input
19	GND	Ground (servo system)
20	LDTH	APC1 threshold changeover (H:V <sub>CC</sub> -1.5V, L: 180mV)
21	LDON1	APC1 laser ON pin (H: ON)
22	LDON2	APC2 laser ON pin (H: ON)
23	AGOF	RFAGC OFF pin (H: OFF)
24	BCA	PH discharge factor changeover (H: BCA mode)
25	GU	RF, servo signal gain-up pin (H: gain-up)
26	DVD/CD	RF-equalizer band changeover pin (H: DVD)
27	DPD/TE	TE output changeover pin (H: DPD)
28	WO/PP	WO output changeover pin (H: wobble)
29	V <sub>CC</sub>	Power pin (servo system)
30	тн	Tracking hold (H: hold)
30 31	XHTR	Tracking, bottom band changeover (L: high band)
32	SGC	Servo gain control pin (RREC, FE, PP, TE)
33	BST	Equalizer boost control pin
34	FC	Equalizer fo control pin
35	FEBL	
36 36	TEBL	FE balance control pin TE balance control pin
	CP	
37		Pin to connect resistor and capacitor to set charge pump gain
38	RREC	Reflection output
39	FE	Focus error output
40	TE	Tracking error output
41	WO	Wobble/push-pull output pin
42	PP	Push-pull output pin
43	PPN	Pin to connect resistor to set push-pull gain
44	WOC	DC cut capacity connection pin
45	ISET	Pin to connect resistor to set BPF central frequency
46	BH	RF bottom detection output
47	PH	RF peak detection output
48	SREFI	SREF setting pin
49	BCAI	Pin to connect resistor to set the peak hold detection constant

Pin No.	Pin name	Pin description
51	SREF	Reference voltage output for servo signal
52	LPC	Pin to connect capacitor for RF DC servo
53	N/C	N/C pin
54	RFON	RF - output
55	RFOP	RF + output
56	GND	Ground (RF system)
57	FSET	Pin to connect resistor to set equalizer for frequency
58	RREF	Reference voltage output (for pick)
59	RFN	RF signal - input
60	N/C	N/C pin
61	RFP	RF + signal
62	CAO	Customer OP amplifier output pin
63	V <sub>CC</sub>	Power pin (RF system)
64	CAN	Customer OP amplifier - input pin

# **Block Diagram and Test Circuit**





OMB05045

	lanation of the	
Pin No.	Pin name	Equivalent circuit
1 64	CAP CAN	
3 4 5 6 7	PDRF PD1 PD2 PD3 PD4	$V_{CC}$
9	FIN1	V <sub>CC</sub>
10	FIN2	
11 12	PIN1 PIN2	
13	TIN1	
14	TIN2	
15	LDD1	Vcc
17	LDD2	GROW GROW GROW GROW GROW GROW GROW GROW

The Explanation of the Terminal


m preceding page.	
Pin name	Equivalent circuit
LDS1	V <sub>CC</sub>
LDS2	
	VCC
GU	
DPD/TE	
	V <sub>CC</sub>
SGC	V <sub>CC</sub>
RSI	42kΩ 42kΩ 0MP05108
	LDS1 LDS2 LDTH LDON1 LDON2 BCA GU DPD/TE WO/PP TH XHTR AGOF DVD/CD





Continued fro	m preceding page.	
Pin No.	Pin name	Equivalent circuit
51	SREF	
58 62	PREF CAD	
52	LPC	777 OMP05119
54	RFON	OMP05120
55	PFOP	VCC GROOD GROO
59 61	RFN RFP	
		7/7 OMP05122





- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2005. Specifications and information herein are subject to change without notice.