

Drivers for Large LCD Panels
6bit RSDSTM
Source Driver



BU95306

No.10043EAT03

●Description

ROHMLCD drivers for large panels are display drivers optimized for large LCDs in a variety of applications, including desktop PCs, laptops, and TVs. The broad lineup is offered in low amplitude differential transmission interface type (RSDSTM) featuring low EMI, 6bit gradation precision, and different output configurations (642 and up) for wide compatibility.

●Features

- 1) 600/618/630/642 output channels
- 2) 6bit 9pair RSDSTM inputs
- 3) Dot & n-line inversion available
- 4) Built-in 2ch repair amplifiers
- 5) γ correction is possible
- 6) Built-in input data reversing function (INV)
- 7) Output voltage range : AV_{SS}+0.1V~AV_{DD}-0.1V
- 8) High speed data transfer: f_{CLK (MAX)} =85MHz
- 9) Logic power supply voltage (DV_{DD}) : 2.3~3.6V
- 10) Driver power supply voltage (AV_{DD}) : 8.0~13.5V
- 11) Package: COF48

●Applications

TFT LCD Panels

●Line up matrix

	BU95101	BU95303	BU95306	BU95408
Number of outputs	384	384 / 414 / 420 / 432	600 / 618 / 630 / 642	684 / 690 / 702 / 720

●Absolute maximum ratings

Parameter	Symbol	Ratings	Unit
Logic power supply voltage	DV _{DD}	-0.3 ~ +4.5	V
Driver power supply voltage	AV _{DD}	-0.3 ~ +14.0	V
Logic input voltage	V _{I1}	-0.3 ~ DV _{DD} +0.3	V
Logic output voltage	V _{O1}	-0.3 ~ DV _{DD} +0.3	V
Driver input voltage	V _{I2}	-0.3 ~ AV _{DD} +0.3	V
Driver output voltage	V _{O2}	-0.3 ~ AV _{DD} +0.3	V
Storage temperature range	T _{stg}	-55~+125	°C

●Recommended Operating Range

Parameter	Symbol	Ratings	Unit
Logic power supply voltage	DV _{DD}	+2.3 ~ +3.6	V
Driver power supply voltage	AV _{DD}	+8.0 ~ +13.5	V
γ -correction reference voltage	V ₀ ~V ₁₅	0.1 ~ AV _{DD} -0.1	V
Driver output voltage	V _O	0.1 ~ AV _{DD} -0.1	V
Output load capacitance	C _L	150	pF
Maximum clock frequency	f _{CLK(MAX)}	85	MHz
Operating temperature range	T _{opr}	-30 ~ +85	°C

* AV_{SS}=DV_{SS}=0V

●Electrical characteristics (DC)

(Unless otherwise noted, Ta=-30~+85°C, DV_{DD}=2.3~3.6V, AV_{DD}=8.0~13.5V, DV_{SS}=AV_{SS}=0V)

Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
Logic Part						
Logic supply current	I _{DDL}	-	4	8	mA	DV _{DD} =3.3V, Data=00h-3Fh(dot), fclk=65MHz, fsth=50kHz, 1Line-inverison
Input "H" voltage	V _{1H}	0.7DV _{DD}	-	DV _{DD}	V	R/L,SFTR,INV,SFTL, POL,STB,SEL0,SEL1, LPC0, LPC1 ,TEST0
Input "L" voltage	V _{1L}	0	-	0.3DV _{DD}	V	
Input "H" current	I _{1H1}	-	-	+1	μA	V _{IN} =DV _{DD}
Input "L" current	I _{1L1}	-1	-	-	μA	V _{IN} =DV _{SS}
Input "H" current 2	I _{1H2}	-	20	40	μA	V _{IN} =DV _{DD} DV _{DD} =3.3V
Input "L" current 2	I _{1L2}	-3	-	+3	μA	V _{IN} =DV _{SS}
Output "H" voltage	V _{OH}	DV _{DD} -0.5	-	-	V	I _{OH} =-1.0mA
Output "L" voltage	V _{OL}	-	-	0.5	V	I _{OL} =1.0mA
Driver part						
Driver supply current	I _{DDA}	-	9	12	mA	AV _{DD} =12V, Data=00h-3Fh(dot), fclk=65MHz, fsth=50kHz, 1Line-inverison, noLoad, LPC:normal
γ correction resistance	R _{γUP}	10.9	15.5	20.2	kΩ	V0~V7
	R _{γLOW}	10.8	15.4	20.0	kΩ	V8~V15
Output voltage deviation	V _{OD1} ^{*1}	-	±25	-	mV	AV _{DD} =12V Yout=0.1V~1.5V,Yout=10.5V~11.9V
		-	±10	±25	mV	AV _{DD} =12V, Yout=1.5V~10.5V
Output swing voltage Deviation	V _{RMS} ^{*2}	-	±25	-	mV	AV _{DD} =12V Yout=0.1V~1.5V,Yout=10.5V~11.9V
		-	±3	±10	mV	AV _{DD} =12V, Vout=1.5V~10.5V
Output voltage deviation 2 (between chips)	V _{OD2} ^{*3}	-	-	±7.5	mV	AV _{DD} =12V, Data=32-gray
Repair input voltage	V _{1NB}	0.1	-	AV _{DD} -0.1	V	IREP1,2
Repair input "H" current	I _{1BH}	-1	-	+1	μA	V _{IN} =AV _{DD} =13.5V
Repair input "L" current	I _{1BL}	-1	-	+1	μA	V _{IN} =AV _{SS}
Driver output "H" current	I _{VOHY}	-	-	-0.4	mA	Y1~Y642, AV _{DD} =12V, Vx=6 V, Yout=11V
	I _{VOHR}	-	-	-0.8	mA	OREP1,2 ,AV _{DD} =12V, Vx=6 V, Yout=11V
Driver output "L" current	I _{VOYL}	0.4	-	-	mA	Y1~Y642, AV _{DD} =12V, Vx=6 V, Yout=1V
	I _{VOLR}	0.8	-	-	mA	OREP1,2 ,AV _{DD} =12V, Vx=6 V, Yout=1V
RSDS™ input part						
RSDS™ input "H" voltage	V _{IHRSDS}	100	200	-	mV	VCM _{RSDS} =+1.2V ^{*4} CLK _{P/N,DXXP/N} (X=0,1,2)
RSDS™ input "L" voltage	V _{ILRSDS}	-	-200	-100	mV	
RSDS™ common input voltage	V _{CMRSDS}	0.4	-	DV _{DD} -1.2	V	

*1 V_{OD1}=measured output voltage - averaged output voltage of all outputs

*2 V_{RMS}=measured output swing voltage - averaged output swing voltage of all outputs

*3 V_{OD2}=averaged output voltage - target value

*4 VCM_{RSDS} = (VCLK_P+VCLK_N)/2 or (VD_{XXP}+VD_{XXN})/2

*5 V_{DIFF} = VCLK_P-VCLK_N or VD_{XXP}-VD_{XXN}

●Electrical characteristics (AC)

(Unless otherwise noted, $T_a = -30\sim+85^\circ C$, $DV_{DD} = 2.3\sim3.6V$, $AV_{DD} = 8.0\sim13.5V$, $DV_{SS} = AV_{SS} = 0V$)


Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
Clock pulse width	t_w	1/85MHz	-	-	ns	
Clock pulse "H" period	t_h	5	-	-	ns	
Clock pulse "L" period	t_l	5	-	-	ns	
Data setup time	t_{su1}	2	-	-	ns	
Data hold time	t_{hd1}	0	-	-	ns	
Start pulse setup time	t_{su2}	1	-	-	ns	
Start pulse hold time	t_{hd2}	2	-	-	ns	
Start pulse width	t_{wsft}	1	-	2	CLK period	
Carry output delay time	t_{dc}	-	-	11	ns	$C_L = 15pF$
STB pulse width	t_{wstb}	1	-	-	CLK period	
Final data timing	t_{ldt}	1	-	-	CLK period	
Time between STB ↑ and start pulse ↑	$t_{stb-sft}$	6	-	-	CLK period	
Time between STB ↑ and CLK ↓	$t_{stb-clk}$	4	-	-	ns	
POL/STB setup time	t_{sp}	14	-	-	ns	
Output delay time	t_{dout}	-	-	3	μs	LPC:normal *1*3
		-	-	5	μs	LPC:normal *2*3
		-	-	5	μs	LPC:low power *1*3
		-	-	7	μs	LPC:low power *2*3

*1 The value is specified when the drive voltage value reaches the target output voltage level of 90%.

*2 The value is specified when the drive voltage value reaches the target output voltage level of 6-bit accuracy.

*3 Output load condition:

$R_1=R_2=R_3=10k\Omega$, $C_1=C_2=C_3=20pF$



● Block diagram




Fig.1 Block diagram

● Pin configuration

IREP2		Y642
OREP2		Y641
AV _{SS}		Y640
AV _{DD}	.	
DV _{SS}	.	
DV _{DD}	.	
SFTL	.	
D _{22P}	.	
D _{22N}	.	
D _{21P}	.	
D _{21N}	.	
D _{20P}	.	
D _{20N}	.	
D _{12P}	.	
D _{12N}	.	
D _{11P}	.	
D _{11N}	.	
D _{10P}	.	
D _{10N}	.	
DV _{DD}	.	
LPC0	.	
R/L	.	
V15	.	
V14	.	
V13	.	
V12	.	
V11	.	
V10	.	
V9	.	
V8	.	
AV _{DD}	.	
AV _{SS}	.	
V7	.	
V6	.	
V5	.	
V4	.	
V3	.	
V2	.	
V1	.	
V0	.	
DV _{SS}	.	
TEST0	.	
CLK _P	.	
CLK _N	.	
STB	.	
POL	.	
INV	.	
D _{02P}	.	
D _{02N}	.	
D _{01P}	.	
D _{01N}	.	
D _{00P}	.	
D _{00N}	.	
SEL1	.	
SEL0	.	
SFTR	.	
DV _{DD}	.	
LPC1	.	
DV _{SS}	.	
AV _{SS}	.	
AV _{DD}	Y3	
OREP1	Y2	
IREP1	Y1	

BU95306

Top View

Fig.2 Pin configuration (Top View)

●Pin Descriptions

Pin Name	In/Out	Active	Descriptions																				
D _{00P/N} ~D _{02P/N} D _{10P/N} ~D _{12P/N} D _{20P/N} ~D _{22P/N}	In	Differential	RSDS™ input terminals of display data The 3-bit differential input pairs generate the internal 6-bit data through the comparison between D _{XXP} and D _{XXN} .																				
CLK _{P/N}	In	Differential	The RSDS™ clock input pair generate the internal shift clock through the comparison between CLK _P and CLK _N .																				
Y1~Y642	Out	-	Driver outputs for D/A converted 64 gray scale analog voltage.																				
R/L	In	-	The shift direction of internal shift register is controlled by this pin as shown below. R/L=H : Right shift SFTR→Y1→Y642→SFTL R/L=L : Left shift SFTL→Y642→Y1→SFTR																				
SEL0 SEL1	In	-	The output channel number is controlled by this pin as shown below. <table border="1"> <tr> <th>SEL1</th> <th>SEL0</th> <th>Number of effective output terminal</th> <th>Invalid output terminal</th> </tr> <tr> <td>H</td> <td>H</td> <td>600</td> <td>Y301~Y342 become Hi-Z</td> </tr> <tr> <td>H</td> <td>L</td> <td>618</td> <td>Y310~Y333 become Hi-Z</td> </tr> <tr> <td>L</td> <td>H</td> <td>630</td> <td>Y316~Y327 become Hi-Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>642 (default)</td> <td>-</td> </tr> </table> <p>This pin is pulled down to the DV_{SS} inside the IC.</p>	SEL1	SEL0	Number of effective output terminal	Invalid output terminal	H	H	600	Y301~Y342 become Hi-Z	H	L	618	Y310~Y333 become Hi-Z	L	H	630	Y316~Y327 become Hi-Z	L	L	642 (default)	-
SEL1	SEL0	Number of effective output terminal	Invalid output terminal																				
H	H	600	Y301~Y342 become Hi-Z																				
H	L	618	Y310~Y333 become Hi-Z																				
L	H	630	Y316~Y327 become Hi-Z																				
L	L	642 (default)	-																				
LPC0 LPC1	In	H	Low power control pin <table border="1"> <tr> <th>LPC1</th> <th>LPC0</th> <th>power condition</th> </tr> <tr> <td>H</td> <td>H</td> <td>Strong power</td> </tr> <tr> <td>H</td> <td>L</td> <td>Normal power</td> </tr> <tr> <td>L</td> <td>H</td> <td>Ultra-low power</td> </tr> <tr> <td>L</td> <td>L</td> <td>Low power(default).</td> </tr> </table> <p>This pin is pulled down to the DV_{SS} inside the IC.</p>	LPC1	LPC0	power condition	H	H	Strong power	H	L	Normal power	L	H	Ultra-low power	L	L	Low power(default).					
LPC1	LPC0	power condition																					
H	H	Strong power																					
H	L	Normal power																					
L	H	Ultra-low power																					
L	L	Low power(default).																					
SFTR	In/Out	H	SFTR=H:Right shift start pulse input terminal in cascade connection. SFTR=L:Carry output terminal in cascade connection.																				
SFTL	In/Out	H	SFTL=H:Carry output terminal in cascade connection. SFTL=L:Left shift start pulse input terminal in cascade connection.																				
STB	In	↗	The data in the data register are transferred to the data latch at the rising edge of STB, then the gray scale voltages are output from the buffer at the falling edge of STB.																				
INV	In	H	Terminal to specify inverting or non-inverting of display data INV:H : Input data are inverted in the IC. INV:L : Input data are not inverted.																				
V0~V15	In	-	Input for the γ -correction reference voltage The following external reference voltages are input.																				
POL	In	-	At the rising edge of STB, the state of POL are transferred to the driver. POL=H : The reference voltage for odd number outputs are V0 to V7 and those for even number outputs are V8 to V15. POL=L : The reference voltage for odd number outputs are V8 to V15 and those for even number outputs are V0 to V7																				
IREP1,2	In	-	Repair amplifier input																				
OREP1,2	Out	-	Repair amplifier output																				
AV _{DD}	In	-	Power supply for driver block																				
AV _{SS}	In	-	Ground for AV _{DD}																				
DV _{DD}	In	-	Power supply for digital block																				
DV _{SS}	In	-	Ground for DV _{DD}																				

●Relationship between Input Data and Output Terminals

R/L=H (Right Shift)

	First			→	Last		
Data	D _{00P} ~D _{02N}	D _{10P} ~D _{12N}	D _{20P} ~D _{22N}	...	D _{00P} ~D _{02N}	D _{10P} ~D _{12N}	D _{20P} ~D _{22N}
Output	Y1	Y2	Y3	...	Y640	Y641	Y642

R/L=L (Left Shift)

	First			→	Last		
Data	D _{00P} ~D _{02N}	D _{10P} ~D _{12N}	D _{20P} ~D _{22N}	...	D _{00P} ~D _{02N}	D _{10P} ~D _{12N}	D _{20P} ~D _{22N}
Output	Y640	Y641	Y642	...	Y1	Y2	Y3

●Relationship between R/L , SFTR , SFTL and Output Direction

R/L pin controls the shift direction of the internal shift resistor as shown below.

Terminal	Right Shift Mode	Left Shift Mode
R/L	“H”	“L”
SFTR	Input	Output
SFTL	Output	Input
Output direction	Y1,Y2,Y3→Y640,Y641,Y642	Y642,Y641,Y640→Y3,Y2,Y1

●Relationship between POL and Output Polarity

POL	“H”	“L”
Y1	+*1	-*1
Y2	-	+
Y3	+	-
Y4	-	+
Y5	+	-
Y6	-	+
.	.	.
.	.	.
Y637	+	-
Y638	-	+
Y639	+	-
Y640	-	+
Y641	+	-
Y642	-	+

*1 +: The reference voltage are V0~V7

-: The reference voltage are V8~V15

●Relationship between Input Data and Output Voltage

The LCD driver output voltages are determined by the input data and 16 γ -corrected power supply.

$$0.1V \leq V_{15} \leq V_{14} \leq V_{13} \leq V_{12} \leq V_{11} \leq V_{10} \leq V_9 \leq V_8 \leq 0.5AV_{DD}$$

$$0.5AV_{DD} \leq V_7 \leq V_6 \leq V_5 \leq V_4 \leq V_3 \leq V_2 \leq V_1 \leq V_0 \leq AV_{DD} - 0.1V$$




Fig.3 Input data - γ correction curve

● γ correction Power Supply Circuit

16 external γ -corrected power supply is connected to ladder resistors inside IC.




Fig.4 γ correction power supply circuit

● RSDS™ data timing




Fig.5 RSDS™ data timing

● Timing chart





Fig.6 Timing chart

● Start pulse timing




When the start pulse (SFTL, SFTL) is input two times, the data is sampled based on the second start pulse.

● Power Supply Sequence

Maintain the following power supply order to prevent the device from being destroyed.

Turn on power order : DV_{DD} → Input signal → AV_{DD}, V0~V15

Turn off power order : AV_{DD}, V0~V15 → Input signal → DV_{DD}



● Notes for use

1. When power is first supplied to the CMOS IC, it is possible that the internal logic may be unstable and rush current may flow instantaneously.
Therefore, give special consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.
2. For ICs with more than one power supply, it is possible that rush current may flow instantaneously due to the internal powering sequence and delays.
Therefore, give special consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of wiring.

● Ordering part number

B	U
---	---

Part No.

9	5	3	0	6
---	---	---	---	---

Part No.

S	R
---	---

Reel packing specification

SR: A pattern side is an inner arrow.

The output side is the right side.

SL: A pattern side is an inner arrow.

The output side is the left side.

BR: A pattern side is an outside arrow.


The output side is the right side.

BL: A pattern side is an outside arrow.

The output side is the left side.

COF48

<Tape dimensions>



No.	Item	48SW
A	Tape width	48175±020
B	Perforation pitch	4.75±005
C	Perforation width	1.42±005
D	Perforation length	1.42±005
E	Edge to perforation	0.947±025
F	Width between perforation	44.86±0.07
R	Perforation corer radius	0.20±010

Unit : mm

<Packing specifications>

Shipment form	Reel
Standard amount	Maximum 60m per 1 reel. Maximum quantity 3100pcs per 1 reel. ※Quantity varies with tape length and yield
Consecutive failures	Less than 9pos
Tape direction	See Fig7.




Fig7 Tape direction

Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

<http://www.rohm.com/contact/>

