Advanced Micro Devices

AmPAL18P8B/AL/A/L

20-Pin Combinatorial TTL Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- As fast as 15 ns maximum propagation delay
- Universal combinatorial architecture
- Programmable output polarity
- Programmable replacement for high-speed TTL logic
- Extensive third-party software and programmer support through FusionPLD partners
- 20-pin DIP and 20-pin PLCC packages save space

GENERAL DESCRIPTION

The AmPAL18P8 utilizes Advanced Micro Devices' advanced oxide-isolated bipolar process and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The AmPAL18P8 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product


terms, while the OR array sums selected terms at the outputs. In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Unused input pins should be tied to Vcc or GND.

The entire PAL device family is supported by the FusionPLD partners. The PAL family is programmed on conventional PAL device programmers. Once the PAL device is programmed and verified an additional fuse may be opened to prevent pattern readout. This feature secures proprietary circuits.

BLOCK DIAGRAM



Publication# 05799 Rev. H Amendment/0 Issue Date: February 1996


2-118

PRODUCT SELECTOR GUIDE

Family	t _{PD} ns (Max)	lcc mA (Max)	lo∟ mA (Min)
Very High-Speed ("B") Versions	15	180	24
High-Speed ("A") Versions	25	180	24
High-Speed, Half-Power ("AL") Versions	25	90	24
Half-Power ("L") Versions	35	90	24

CONNECTION DIAGRAMS

Top View



Note:

Pin 1 is marked for orientation.

3 2 1 20 19 1 4 18 1/0 1 5 17 1/0 1 6 16 1/0 1 7 15 1/0 1 8 14 1/0

PLCC

05799H-3

PIN DESIGNATIONS


GND = Ground I = Input

I/O = Input/Output Vcc = Supply Voltage

0257526 0036724 678

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AmPAL18P8	B, AL, A, L	PC, JC, DC				

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Information on approved programmers can be found in the Programmer Reference Guide. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The AmPAL18P8 has ten dedicated input lines, and all eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to $V_{\rm CC}$ or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Polarity

The polarity of each output can be active-high or activelow, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable fuse which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if the fuse is 1 (programmed) and active low if the fuse is 0 (intact).

Security Fuse

After programming and verification, an AmPAL18P8 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

Quality and Testability


The AmPAL18P8 offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The AmPAL18P8 is fabricated with AMD's diffusionisolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with proven PtSi fuses for reliable operation.

LOGIC DIAGRAM

Inputs (0-35)



Product Terms (0-71)

ABSOLUTE MAXIMUM RATINGS

 Storage Temperature
 −65°C to +150°C

 Ambient Temperature
 With Power Applied

 With Power Applied
 −55°C to +125°C

 Supply Voltage with
 Respect to Ground

 DC Input Voltage
 −0.5 V to +7.0 V

 DC Input Voltage
 −0.5 V to +5.5 V

 DC Input Current
 −30 mA to +5 mA

 DC I/O Pin Voltage
 −0.5 V to Vcc Max

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		2.4		٧
Vol	Output LOW Voltage	IoL = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min			0.5	٧
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0	""	٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			8.0	٧
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min			-1.2	٧
Ін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)			25	μΑ
lıL	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)			-100	μA
1	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max			1	mA
Іохн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-250	μА	
Isc	Output Short-Circuit Current	Vout = 0.5 V, Voc = Max (Note 3)	-30	-90	mA	
loc	Icc Supply Current V _{IN} = 0 V, Outputs Open (Ioυτ = 0 mA) B,		B, A		180	mA
		Vcc = Max	AL		90	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	5	Тур	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V T _A = +25°C	6	_
Соит	Output Capacitance	Vоит = 2.0 V	f = 1 MHz	9	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)


Parameter Symbol			В		A, AL		L	
	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
tpp	Input or Feedback to Combinatorial Output		15		25		35	ns
tea	Input to Output Enable Using Product Term Control		15		25		35	ns
teR	Input to Output Disable Using Product Term Control		15		25		35	ns

Note:

2. See Switching Test Circuit for test conditions.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING WAVEFORMS



05799H-5

Input ter tEA Output 05799H-6

Input to Output Disable/Enable

Combinatorial Output

Notes:


- 1. $V\tau = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2 ns-5 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT




05799H-7

Specification	S ₁	CL	R ₁	R ₂	Measured Output Value
ten	Closed				1.5 V
tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	1.5 V
ten	H → Z: Open L → Z: Closed	5 pF			H → Z: V _{OH} − 0.5 V L → Z: V _{OL} + 0.5 V


. 0257526 0036731 808 **...**

INPUT/OUTPUT EQUIVALENT SCHEMATICS



05799H-8

Typical Input



Typical Output