ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F02

■ DESCRIPTION

The Fujitsu MB15F02 is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.0 GHz and a 500 MHz prescalers. A 64/65 or a 128/129 for the 1.2 GHz prescaler, and a 16/17 or a 32/33 for 500 MHz prescaler can be selected that enables pulse swallow operation.

The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 6.0 mA typ. at a supply voltage of 3.0 V.

Furthermore, a super charger circuit is included to provide a fast tuning as well as low noise performance. As a result of this, MB15F02 is ideally suitable for digital mobile communications, such as GSM (Global System for Mobile Communications).


■ FEATURES

• High frequency operation RF synthesizer : 1.2 GHz max.

IF synthesizer : 500 MHz max.


- Low power supply voltage: Vcc = 2.7 to 3.6V
- Very Low power supply current : Icc = 6.0 mA typ. (Vcc = 3 V)
- Power saving function : I_{PS1} = I_{PS2} = 0.1 μA typ.
- Serial input 14-bit programmable reference divider: R = 5 to 16,383
- Serial input 18-bit programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 5 to 2,047
- On-chip high performance charge pump circuit and phase comparator, achieving high-speed lock-up and low phase noise
- Wide operating temperature: Ta = −40 to 85°C
- Plastic 16-pin SSOP package (FPT-16P-M05) and 16-pin BCC package (LCC-16P-M03)

■ PACKAGES



MB15F02

■ PIN ASSIGNMENTS




2

■ PIN DESCRIPTIONS

Pin	No.	Pin	1/0			
SSOP	всс	name	I/O	Descriptions		
1	16	GNDrf	_	Ground for RF-PLL section.		
2	1	OSCin	I	The programmable reference divider input. TCXO should be connected with a coupling capacitor.		
3	2	GNDıF	_	Ground for the IF-PLL section.		
4	3	finı⊧	I	Prescaler input pin for the IF-PLL. The connection with VCO should be AC coupling.		
5	4	VCCIF	_	Power supply voltage input pin for the IF-PLL section.		
6	5	LD/fout	0	Lock detect signal output (LD) / phase comparator monitoring output (fout) The output signal is selected by a LDS bit in a serial data. LDS bit = "H"; outputs fout signal LDS bit = "L"; outputs LD signal		
7	6	PSıF	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PS _{IF} = "H"; Normal mode PS _{IF} = "L"; Power saving mode		
8	7	Doif	0	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.		
9	8	Dorf	0	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.		
10	9	PS _{RF}	ı	Power saving mode control for the RF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PSRF = "H"; Normal mode PSRF = "L"; Power saving mode		
11	10	Xfinre	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.		
12	11	VCCRF	_	Power supply voltage input pin for the RF-PLL section, the shift register and the oscillator input buffer.		
13	12	fin _{RF}	I	Prescaler input pin for the RF-PLL. The connection with VCO should be AC coupling.		
14	13	LE	ı	Load enable signal input (with the schmitt trigger circuit.) When LE is "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.		
15	14	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-Prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.		
16	15	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circu One bit data is shifted into the shift register on a riging edge of the clock.		

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	Vcc	-0.5 to +4.0	V	
Input voltage	Vı	-0.5 to Vcc +0.5	V	
Output voltage	Vo	-0.5 to Vcc +0.5	V	
Storage temperature	Тѕтс	-55 to +125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Note	
raiailletei	Syllibol	Min.	Тур.	Max.	Onit	Note
Power supply voltage	Vcc	2.7	3.0	3.6	V	
Input voltage	Vi	GND	_	Vcc	V	
Operating temperature	Та	-40	_	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always yse semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with repect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7 \text{ to } 3.6 \text{ V. Ta} = -40 \text{ to } +85^{\circ}\text{C})$

.		0	0 1141	(.30	Value	V, Ta = -40 to	
Paramete	er	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply cu	ırront	Iccif*1	finı⊧ = 500 MHz, fosc = 12 MHz	_	2.5	_	mA
rower supply co	iii eiit	Iccrf*2	finre = 1200 MHz, fosc = 12 MHz	_	3.5	_	
Power saving cu	rront	IpsıF	Vccif current at PSif ="L"	_	0.1*3	10	μΑ
rower saving co	iii eiit	Ipsrf	Vccre current at PSiF/RF ="L"	_	0.1*3	10	μΑ
0	finıF	fin _{IF} *4	IF-PLL	50	-	500	
Operating frequency	finre	fin _{RF} *4	RF-PLL	100	_	1200	MHz
	OSCin	fosc		3	_	40	
	fin⊩	VfinıF	IF–PLL, 50 Ω load system (Refer to the TEST CIRCUIT)	-10	_	+2	dBm
Input sensitivity	fin _{RF}	Vfinre	RF–PLL, 50 Ω load system (Refer to the TEST CIRCUIT)	-10	_	+2	dBm
	OSCin	Vosc		0.5	-	Vcc	Vp-p
	Data,	VIH	Schmitt trigger input	Vcc×0.7+0.4	-		
Input voltage	Clock, LE	VIL	Schmitt trigger input	_	_	Vcc×0.3-0.4	V
	PSIF,	VIH		Vcc×0.7	_		V
	PSRF	VIL		_	_	Vcc×0.3	V
	Data,	I _{IH} *5		-1.0		+1.0	
Input current	Clock, LE, PS _{IF} , PS _{RF}	I ı∟*5		-1.0	-	+1.0	μΑ
	OSCin	Іін		0	_	+100	
	OSCIII	Iı∟*5		-100	_	0	μΑ
	LD/fout	Vон	Vcc = 3.0 V, Iон = -1 mA	Vcc-0.4	-		V
Output voltage	LD/Iout	Vol	Vcc = 3.0 V, IoL = 1 mA	_	-	0.4	\ \ \
Output voltage	Doif,	V _D OH	Vcc = 3.0 V, Iон = -1 mA	Vcc-0.4	_		V
	Dorf	VDOL	Vcc = 3.0 V, IoL = 1 mA	_	-	0.4	, v
High impedance cutoff current	Doif, Dorf	loff	Vcc = 3.0 V Voff = GND to Vcc	_	-	1.1	μΑ
	LD/fout	І он*5	Vcc = 3.0 V	_	_	-1.0	mΛ
	LD/IUUI	loL	Vcc = 3.0 V	1.0	_	_	mA
Output current	Doif,	І дон ^{*5}	Vcc = 3.0 V, Vрон = 2.0 V, Ta = 25°C	-11	_	-6	m ^
	Dorf	IDOL	Vcc = 3.0 V, V _{DOL} = 1.0 V, Ta = 25°C	8	-	15	mA mA

^{*1:} Conditions; Vcc_{IF} = 3.0 V, Ta = 25°C, in locking state.

^{*2:} Conditions; Vccrf = 3.0 V, Ta = 25°C, in locking state.

^{*3:} Conditions; Vcc = 3.0 V, fosc = 12.8 MHz (-2 dB), $Ta = 25^{\circ}\text{C}$

^{*4:} AC coupling. The minimum frequency is specified with a connecting coupling capacitor of 1000 pF.

^{*5:} The symbol "-" means direction of current flow.

■ FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

$$f_{VCO} = \{(M \times N) + A\} \times f_{OSC} \div R \quad (A < N)$$

fvco: Output frequency of external voltage controlled ocillator (VCO)

M: Preset divide ratio of dual modulus prescaler (16 or 32 for IF-PLL, 64 or 128 for RF-PLL)

N: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)

A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)

fosc: Reference oscillation frequency

R: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16.383)

Serial Data Input


Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF–PLL sections, programmable reference dividers of IF/RF PLL sections are controlled individually. Serial data of binary data is entered through Data pin.

On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table1. Control Bit

Con	trol bit	Destination of serial data
CN1	CN2	Destination of Serial data
L	L	The programmable reference counter for the IF-PLL.
Н	L	The programmable reference counter for the RF-PLL.
L	Н	The programmable counter and the swallow counter for the IF-PLL
Н	Н	The programmable counter and the swallow counter for the RF-PLL

Shift Register Configuration



CNT1, 2 : Control bit [Table. 1]

R1 to R14 : Divide ratio setting bits for the programmable reference counter (5 to 16,383) [Table. 2]
T1, 2 : Test purpose bit [Table. 3]

NOTE: Start data input with MSB first.

	Prog	gram	ımak	le C	ount	er																
LS ↓								[Data	_	→											MS
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	L D S	S W	F C	A 1	A 2	A 3	A 4	A 5	A 6	A 7	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11
CNT1, 2 : Control bit [Table. 1] N1 to N14 : Divide ratio setting bits for the programmable counter (5 to 2,047) [Table. 4] A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table. 5] SW : Divide ratio setting bit for the prescaler (16/17 or 32/33 for the IF-PLL, 64/65 or 128/129 for the RF-PLL)																						
		FC LDS				cont t sign			ne pha it	ase d	etecto	or								•	le. 7] le. 8]	
		NOT	E: Si	tart da	ata in	put w	ith MS	SB fir	st.													

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.3 Test Purpose Bit Setting

T 1	T 2	LD/fout pin state
L	L	Outputs fr _i F.
Н	L	Outputs frrf.
L	Н	Outputs fpir.
Н	Н	Outputs fprf.

Table.4 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler	IF-PLL	16/17	32/33
divide ratio	RF-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	FCIF/RF = H	FCIF/RF = L
	Do)IF/RF
fr > fp	Н	L
fr = fp	Z	Z
fr < fp	L	Н
VCO polarity	(1)	(2)

Note: • Z = High-impedance • Depending upon the VCO and LPF polarity, FC bit should be set.





Table. 8 LD/fout Output Select Data Setting

LDS	LD/fout output signal	
Н	fout (frif/rf, fpif/rf) signals	
L	LD signal	

Serial Data Input Timing




On rising edge of the clock, one bit of the data is transferred into the shift register.

Parameter	Min.	Тур.	Max.	Unit
t1	20	_	-	ns
t2	20	_	-	ns
t3	30	_	-	ns
t4	30	_	-	ns

Parameter	Min.	Тур.	Max.	Unit
t5	100	_	ı	ns
t6	20	_	_	ns
t7	100	_	_	ns

■ PHASE DETECTOR OUTPUT WAVEFORM



Note: • Phase error detection range = -2π to $+2\pi$

Unlocking state
Unlocking state

- Pulses on DoiF/RF signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is two or less and continues to be so for three cycles or more.

Unlocking state

Locking state / Power saving state

L

L

twu and twL depend on OSCin input frequency as follows.
 twu ≥ 8/fosc: i.e. twu ≥ 625ns when foscin = 12.8 MHz
 twL ≤ 16/fosc: i.e. twL ≤ 1250ns when foscin = 12.8 MHz

■ POWER SAVING MODE (INTERMITTENT MODE CONTROL CIRCUIT)

Setting a $PS_{IF(RF)}$ pin to Low, IF-PLL (RF-PLL) enters into power saving mode resultant current consumption can be limited to $10\mu A$ (typ.). Setting PS pin to High, power saving mode is released so that the device works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fr) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up. Thus keeping the loop locked.

Allow 1 µs after frequency stabilization on power-up for exiting the power saving mode (PS: L to H) Serial data can be entered during the power saving mode.


During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10μ A per one PLL section.

At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.


A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.

Note: PS pin must be set "L" at Power-ON. The power saving mode should be released at 1 μ s after the power supply becomes stable.


PSIF	PSRF	IF-PLL counters	RF-PLL counters	OSC input buffer
L	L	OFF	OFF	OFF
Н	L	ON	OFF	ON
L	Н	OFF	ON	ON
Н	Н	ON	ON	ON




■ TYPICAL CHARACTERISTICS





MB15F02






MB15F02






■ REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time. phase noise and reference leakage.




- fvco = 1018 MHz
- Kv = 20 MHz/v
- fr = 200 kHz
- fosc = 13 MHz
- LPF:




PLL Lock Up Time = 440 us

 $(1005.000 \text{ MHz} \rightarrow 1031.000 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$




PLL Phase Noise

@ within loop band = 75.5 dBc/Hz




PLL Lock Up Time = 440 μ s

 $(1031.000 \text{ MHz} \rightarrow 1005.000 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$




PLL Reference Leakage


@ 200 kHz offset = 71.4 dBc



■ TEST CIRCUIT (PRESCALER INPUT/PROGRAMMABLE REFERENCE DIVIDER INPUT SENSITIVITY TEST)




■ APPLICATION EXAMPLE




■ ORDERING INFORMATION

Part number	Package	Remarks
MB15F02 PFV	16 pin, Plastic SSOP (FPT-16P-M05)	
MB15F02 PV	16 pin, Plastic BCC (LCC-16P-M03)	

■ PACKAGE DIMENSIONS





FUJITSU I IMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753

Fax: (044) 754-3753

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan