



Integrated Device Technology, Inc.

**64K x 32
CMOS STATIC RAM MODULE****IDT7MP4036****INTEGRATED DEVICE****FEATURES:**

- High-density 2MB Static RAM module
- Low profile 64-pin ZIP (Zig-zag In-line vertical Package) or 64-pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 12ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

PIN CONFIGURATION⁽¹⁾

PD ₀	2	1	GND	PD ₀ – OPEN
I/O ₀	4	3	PD ₁	PD ₁ – GND
I/O ₁	6	5	I/O ₈	
I/O ₂	8	7	I/O ₉	
I/O ₃	10	9	I/O ₁₀	
V _{CC}	12	11	I/O ₁₁	
A ₇	14	15	A ₀	
A ₈	16	17	A ₁	
A ₉	18	19	A ₂	
I/O ₄	20	21	I/O ₁₂	
I/O ₅	22	23	I/O ₁₃	
I/O ₆	24	25	I/O ₁₄	
I/O ₇	26	27	I/O ₁₅	
WE	28	29	GND	
A ₁₄	30	31	A ₁₅	
CS ₁	32	33	CS ₂	
CS ₃	34	35	CS ₄	
NC	36	37	NC	
GND	38	39	OE	
I/O ₁₆	40	41	I/O ₂₄	
I/O ₁₇	42	43	I/O ₂₅	
I/O ₁₈	44	45	I/O ₂₆	
I/O ₁₉	46	47	I/O ₂₇	
A ₁₀	48	49	A ₃	
A ₁₁	50	51	A ₄	
A ₁₂	52	53	A ₅	
A ₁₃	54	55	V _{CC}	
I/O ₂₀	56	57	A ₆	
I/O ₂₁	58	59	I/O ₂₈	
I/O ₂₂	60	61	I/O ₂₉	
I/O ₂₃	62	63	I/O ₃₀	
GND	64	63	I/O ₃₁	

**ZIP, SIMM
TOP VIEW**

2682 drw 02

NOTE:

1. Pins 2 and 3 (PD₀ and PD₁) are read by the user to determine the density of the module. If PD₀ reads Open and PD₁ reads GND, then the module had a 64K depth.


DESCRIPTION:

The IDT7MP4036 is a 64K x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using eight 64K x 4 StaticRAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K StaticRAMs fabricated in IDT's high-performance, high-reliability CMOS technology. The IDT7MP4036 is available with access time as fast as 12ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64-pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 64-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low-profile package is ideal for systems with minimum board spacing, while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD₀ and PD₁) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD₀ and PD₁ to determine a 64K depth.

FUNCTIONAL BLOCK DIAGRAM

2682 drw 01

PIN NAMES

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₅	Addresses
CS ₁₋₄	Chip Selects
WE	Write Enable
OE	Output Enable
PD ₀₋₁	Depth Identification
V _{CC}	Power
GND	Ground
NC	No Connect

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2682 tbl 01

COMMERCIAL TEMPERATURE RANGE**AUGUST 1993**

©1993 Integrated Device Technology, Inc.

DSC-7056/4

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	$V_{(IN)} = 0\text{V}$	15	pF
CIN(A)	Input Capacitance (Address & Control)	$V_{(IN)} = 0\text{V}$	70	pF
COUT	Output Capacitance	$V_{(OUT)} = 0\text{V}$	15	pF

NOTE:

1 This parameter is guaranteed by design but not tested

2682 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽²⁾	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

- V_{IL} (min) = -1.5V for pulse width less than 10ns
- I/O pins must not exceed VCC +0.5V.

2682 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2682 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage (Address and Control)	VCC = Max., V _{IN} = GND to VCC	—	80	μA
I _{LI}	Input Leakage (Data)	VCC = Max., V _{IN} = GND to VCC	—	10	μA
I _{LO}	Output Leakage	VCC = Max., $\overline{\text{CS}} = V_{IH}$, V _{OUT} = GND to VCC	—	10	μA
V _{OL}	Output LOW	VCC = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output HIGH	VCC = Min., I _{OH} = -4mA	2.4	—	V

2682 tbl 07

Symbol	Parameter	Test Conditions	Max.	Unit
I _{CC}	Dynamic Operating Current	f = f _{MAX} , $\overline{\text{CS}} = V_{IL}$, VCC = Max., Output Open	1280	mA
I _{SB}	Standby Supply Current	$\overline{\text{CS}} \geq V_{IH}$, VCC = Max, Outputs Open, f = f _{MAX}	320	mA
I _{SB1}	Full Standby Supply Current	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$; f = 0 V _{IN} > VCC - 0.2V or < 0.2V	240	mA

2682 tbl 08

TRUTH TABLE

Mode	$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATA _{OUT}	Active
Write	L	X	L	DATA _{IN}	Active
Read	L	H	H	High-Z	Active

2682 tbl 05

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- I/O pins must not exceed VCC +0.5V.

2682 tbl 06


68E D

4825771 0014467 T9T IDT

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2

2682 drw 03



2682 drw 03

Figure 1. Output Load



2682 drw 04

Figure 2. Output Load
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)

*includes scope and jig.

AC ELECTRICAL CHARACTERISTICS

INTEGRATED DEVICE

(VCC = 5V ±10%, TA = 0°C to +70°C)

Symbol	Parameter	7MP4036SxxZ, 7MP4036SxxM						Unit
		-12 ⁽²⁾		-15		-17		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	12	—	15	—	17	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	17	ns
t _{ACS}	Chip Select Access Time	—	12	—	15	—	17	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	2	—	2	—	2	—	ns
t _{OE}	Output Enable to Output Valid	—	7	—	9	—	10	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	7	—	8	—	10	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	7	—	8	—	9	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	12	—	15	—	17	ns
Write Cycle								
t _{WC}	Write Cycle Time	12	—	15	—	17	—	ns
t _{CW}	Chip Select to End-of-Write	10	—	12	—	14	—	ns
t _{AW}	Address Valid to End-of-Write	11	—	13	—	15	—	ns
t _{AS}	Address Set-up Time	1	—	1	—	1	—	ns
t _{WP}	Write Pulse Width	10	—	12	—	14	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	7	—	8	—	9	ns
t _{DW}	Data to Write Time Overlap	7	—	8	—	10	—	ns
t _{DH}	Data Hold from Write Time	1	—	1	—	1	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	2	—	2	—	2	—	ns

NOTES:

- 1 This parameter is guaranteed by design, but not tested
- 2 Preliminary specifications only

2682 tbl 10

AC ELECTRICAL CHARACTERISTICS

INTEGRATED DEVICE

(VCC = 5V ±10%, TA = 0°C to +70°C)

Symbol	Parameter	7MP4036SxxZ, 7MP4036SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	20	—	25	—	35	—	ns
tAA	Address Access Time	—	20	—	25	—	35	ns
tACS	Chip Select Access Time	—	20	—	25	—	35	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
tOE	Output Enable to Output Valid	—	10	—	12	—	25	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High-Z	—	10	—	15	—	22	ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	15	—	22	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
tpD ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
Write Cycle								
tWC	Write Cycle Time	20	—	25	—	35	—	ns
tCW	Chip Select to End-of-Write	15	—	20	—	30	—	ns
tAW	Address Valid to End-of-Write	15	—	20	—	30	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	15	—	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High-Z	—	12	—	15	—	18	ns
tdW	Data to Write Time Overlap	12	—	15	—	20	—	ns
tdH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	ns


NOTE:

1. This parameter is guaranteed by design, but not tested

2682 tbl 11


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾

INTEGRATED DEVICE




2682 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2682 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2682 drw 09

NOTES:


1. $\overline{WE}$ is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}$ transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{WE}$ CONTROLLED TIMING)(1, 2, 3, 7)



INTEGRATED DEVICE

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED TIMING)(1, 2, 3, 5)




NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW $\overline{CS}$ and a LOW $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the $\overline{CS}$ LOW transition occurs simultaneously with or after the $\overline{WE}$ LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
7. If $\overline{OE}$ is LOW during a $\overline{WE}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WHZ} + t_{OW}$) to allow the I/O drivers to turn off data and to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is HIGH during a $\overline{WE}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


INTEGRATED DEVICE

PACKAGE DIMENSIONS

ZIP VERSION




SIMM VERSION



7

ORDERING INFORMATION



2682 drw 14