



Integrated Device Technology, Inc.

64K x 18, 3.3V SYNCHRONOUS BURST SRAM WITH 3.3V/2.5V FLOW-THROUGH OUTPUTS

PRELIMINARY
IDT71V519

FEATURES:

- 64K x 18 memory configuration
- Supports high performance system speed - up to 75 MHz (8 ns Clock-to-Data Access).
- $\overline{\text{LBO}}$ input selects interleaved or linear burst mode
- Self-timed write cycle with global write control ($\overline{\text{GW}}$), byte write enable ($\overline{\text{BWE}}$), and byte writes ($\overline{\text{BWx}}$)
- Power down controlled by ZZ input
- The core operates with a 3.3V supply (VDD)
- I/O's can either operate at 3.3V (+10/-5%) or 2.5V (+0.4/-0.2V) (VDDQ)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71V519 is a 3.3V high-speed 1,179,648-bit SRAM organized as 64K x 18 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 75 MHz.

The IDT71V519 SRAM contains write, data-input, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V519 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ($\text{ADV}=\text{LOW}$), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the $\overline{\text{LBO}}$ input pin.

The IDT71V519 SRAM utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

PIN DESCRIPTION SUMMARY

A0 - A15	Address Inputs	Input	Synchronous
$\overline{\text{CE}}$	Chip Enable	Input	Synchronous
$\text{CS}_0, \overline{\text{CS}}_1$	Chips Selects	Input	Synchronous
$\overline{\text{OE}}$	Output Enable	Input	Asynchronous
$\overline{\text{GW}}$	Global Write Enable	Input	Synchronous
$\overline{\text{BWE}}$	Byte Write Enable	Input	Synchronous
$\overline{\text{BW}}_1\text{-}\overline{\text{BW}}_2$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
$\overline{\text{ADV}}$	Burst Address Advance	Input	Synchronous
$\overline{\text{ADSC}}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{\text{ADSP}}$	Address Status (Processor)	Input	Synchronous
$\overline{\text{LBO}}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₁₅	Data Input/Output	I/O	Synchronous
I/OP ₁ -I/OP ₂	Data Input/Output (Parity)	I/O	Synchronous
VDD, VDDQ	3.3V Array, 3.3V or 2.5V I/O	Power	N/A
VSS, VSSQ	Array Ground, I/O Ground	Power	N/A

3632 tbl 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology
Pentium is a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

©1996 Integrated Device Technology, Inc.

PIN DEFINITIONS⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A15	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{ADSC}$ Low or $\overline{ADSP}$ Low and $\overline{CE}$ Low.
$\overline{ADSC}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{ADSC}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSC}$ is NOT GATED by $\overline{CE}$.
$\overline{ADSP}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{ADSP}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSP}$ is gated by $\overline{CE}$.
$\overline{ADV}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{ADV}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{BWE}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW1}$ - $\overline{BW2}$. If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BWx}$ inputs are passed to the next stage in the circuit. A byte write can still be blocked if $\overline{ADSP}$ is LOW at the rising edge of CLK. If $\overline{ADSP}$ is HIGH and $\overline{BWx}$ is LOW at the rising edge of CLK then data will be written to the SRAM. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
$\overline{BW1}$ - $\overline{BW2}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. $\overline{ADSP}$ LOW disables both byte writes. $\overline{BW1}$ - $\overline{BW2}$ must meet specified setup and hold times with respect to CLK.
$\overline{CE}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{CE}$ is used with $\overline{CS0}$ and $\overline{CS1}$ to enable the IDT71V519. $\overline{CE}$ also gates $\overline{ADSP}$.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
$\overline{CS0}$	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. $\overline{CS0}$ is used with $\overline{CE}$ and $\overline{CS1}$ to enable the chip.
$\overline{CS1}$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS1}$ is used with $\overline{CE}$ and $\overline{CS0}$ to enable the chip.
$\overline{GW}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{GW}$ supercedes individual byte write enables.
I/O ₀ -I/O ₁₅ I/OP ₁ -I/OP ₂	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-through.
$\overline{LBO}$	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When $\overline{LBO}$ is HIGH the Interleaved (Intel) burst sequence is selected. When $\overline{LBO}$ is LOW the Linear (PowerPC) burst sequence is selected. $\overline{LBO}$ is a static DC input and must not change state while the device is operating. $\overline{LBO}$ has an internal pull-up resistor.
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state. When $\overline{OE}$ is LOW the data output drivers are enabled if the chip is also selected.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	User selectable 3.3V or 2.5V I/O power supply inputs.
VSS	Ground	N/A	N/A	Core ground pins.
VSSQ	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V519 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

3632 tbl 02

FUNCTIONAL BLOCK DIAGRAM



3632 drw 01

RECOMMENDED DC OPERATING CONDITIONS WITH VDDQ AT 3.3V.

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.63	V
VDDQ	I/O Supply Voltage	3.135	3.3	3.63	V
VSS, VSSQ	Ground	0	0	0	V
VIH	Input High Voltage	2.0 ⁽¹⁾	—	5.5 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽³⁾	—	0.8	V

NOTE:

1. VIH and VIL as indicated is for both input and I/O pins.
2. VIH (max) = 6.0V for pulse width less than tCYC/2, once per cycle.
3. VIL (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

3632 tbl 03

RECOMMENDED DC OPERATING CONDITIONS WITH VDDQ AT 2.5V.


Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	2.375	2.5	2.9	V
VSS, VSSQ	Ground	0	0	0	V
VIH	Input High Voltage	1.7 ⁽¹⁾	—	5.5 ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽³⁾	—	0.7	V

NOTE:

1. VIH and VIL as indicated is for both input and I/O pins.
2. VIH (max) = 6.0V for pulse width less than tCYC/2, once per cycle.
3. VIL (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

3632 tbl 04

PIN CONFIGURATION



* Pin 14 does not have to be directly connected to Vss as long as the input voltage is $\leq V_I$

TOP VIEW TQFP

3632 drw 02

ABSOLUTE MAXIMUM DC RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to +VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.2	W
IOUT	DC Output Current	50	mA

NOTES:

3632 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD, VDDQ and input terminals only.
- I/O terminals.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	4	pF
C _{I/O}	I/O Capacitance	VOUT = 3dV	7	pF

NOTE:

3632 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

Symbol	Parameter	Test Condition	Min.	Max.	Unit
II _{LI}	Input Leakage Current	V _{DD} = Max., V _{IN} = 0V to V _{DD}	—	5	μA
II _{LIL}	ZZ & LBO Input Leakage Current ⁽¹⁾	V _{DD} = Max., V _{IN} = 0V to V _{DD}	—	30	μA
II _{LOI}	Output Leakage Current	$\overline{CE} \geq V_{IH}$ or $\overline{OE} \geq V_{IH}$, V _{OUT} = 0V to V _{DD} , V _{DD} = Max.	—	5	μA
VoL (3.3V)	Output Low Voltage	I _{OL} = 5mA, V _{DD} = Min.	—	0.4	V
VoH (3.3V)	Output High Voltage	I _{OL} = -5mA, V _{DD} = Min.	2.4	—	V
VoL (2.5V)	Output Low Voltage	I _{OL} = 2mA, V _{DD} = Min.	—	0.7	V
VoH (2.5V)	Output High Voltage	I _{OH} = -2mA, V _{DD} = Min.	1.7	—	V

NOTE:

1. The ZZ pin has an internal pull-down resistor to V_{SSQ}.
The LBO pin has an internal pull-up resistor to V_{DDQ}.

3632 tbl 07


DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V)

Symbol	Parameter	Test Condition	75MHz	66MHz	60MHz	50MHz	Unit
I _{DD}	Operating Core Power Supply Current	Device Selected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	210	205	200	185	mA
I _{DDQ}	Operating I/O Power Supply Current	Device Selected, Outputs Open, V _{DDQ} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	15	15	15	15	mA
I _{SB}	Standby Core Power Supply Current	Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	70	65	60	55	mA
I _{SBQ}	Standby I/O Power Supply Current	Device Deselected, Outputs Open, V _{DDQ} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	3	3	3	3	mA
I _{SB1}	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾	13	13	13	13	mA
I _{SB1Q}	Full Standby I/O Power Supply Current	Device Deselected, Outputs Open, V _{DDQ} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾	2	2	2	2	mA
I _{ZZ}	Full Sleep Mode Core Power Supply Current	ZZ ≥ V _{HD} , V _{DD} = Max.	9	9	9	9	mA
I _{ZZQ}	Full Sleep Mode I/O Power Supply Current	ZZ ≥ V _{HD} , V _{DDQ} = Max.	1	1	1	1	mA

NOTES:


1. All values are maximum guaranteed values.
2. At f = f_{MAX}, inputs are cycling at the maximum frequency of read cycles of 1/t_{cy} while $\overline{ADSC}$ = LOW; f=0 means no input lines are changing.

3632 tbl 08



3632 drw 03

Figure 1. Lumped Capacitive Load, Typical Derating



3632 drw 04

Figure 2. High-Impedance Test Load
(for t_{OHZ}, t_{CHZ}, t_{OLZ}, and t_{DC1})

* Including scope and jig

SYNCHRONOUS TRUTH TABLE^(1, 2)

Operation	Address Used	$\overline{CE}$	CS_0	$\overline{CS}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BWx}$	$\overline{OE}^{(3)}$	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	↑	DIN

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. ZZ = LOW for this table.
3. $\overline{OE}$ is an asynchronous input.

3632 tbl 09

SYNCHRONOUS WRITE FUNCTION TRUTH TABLE⁽¹⁾

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW_1}$	$\overline{BW_2}$
Read	H	H	X	X
Read	H	L	H	H
Write all Bytes	L	X	X	X
Write all Bytes	H	L	L	L
Write Byte 1 ⁽²⁾	H	L	L	H
Write Byte 2 ⁽²⁾	H	L	H	L

NOTES:

3632 tbl 10

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation ⁽²⁾	$\overline{OE}$	ZZ	I/O Status
Read	L	L	Data Out (I/O ₀ – I/O ₁₅ , I/OP ₁ – I/OP ₂)
Read	H	L	High
Write	X	L	High-Z — Data In (I/O ₀ – I/O ₁₅ , I/OP ₁ – I/OP ₂)
Deselected	X	L	High-Z
Sleep Mode	X	H	High-Z

NOTES:

3632 tbl 11

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

INTERLEAVED BURST SEQUENCE TABLE ($\overline{LB\overline{O}}=V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

3632 tbl 12

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

LINEAR BURST SEQUENCE TABLE ($\overline{LB\overline{O}}=V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

3632 tbl 13

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC ELECTRICAL CHARACTERISTICS


(VDD = 3.3V +10/-5% & VDDQ = 3.3V +10/-5% OR VDD = 3.3V +5/-5% & VDDQ = 2.5V +0.4/-0.2V, TA = 0 to 70°C)

Symbol	Parameter	75 MHz		66 MHz		60 MHz		50 MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameters										
tCYC	Clock Cycle Time	13	—	15	—	17	—	20	—	ns
tCH ⁽¹⁾	Clock High Pulse Width	4.5	—	4	—	5	—	6	—	ns
tCL ⁽¹⁾	Clock Low Pulse Width	4.5	—	4	—	5	—	6	—	ns
Output Parameters										
tCD	Clock High to Valid Data	—	8	—	9	—	10	—	12	ns
tCDC	Clock High to Data Change	3	—	3	—	3	—	3	—	ns
tCLZ ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
tCHZ ⁽²⁾	Clock High to Data High-Z	3	5	3	5	3	5	3	6	ns
tOE	Output Enable Access Time	—	5	—	5	—	5	—	6	ns
tOLZ ⁽²⁾	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
tOHZ ⁽²⁾	Output Enable High to Data High-Z	—	5	—	5	—	5	—	6	ns
Set Up Times										
tSA	Address Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSS	Address Status Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSD	Data In Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSW	Write Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSAV	Address Advance Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
tSC	Chip Enable/Select Setup Time	2.5	—	2.5	—	2.5	—	3.0	—	ns
Hold Times										
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHC	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters										
tZZPW	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
tZZR ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
tCFG ⁽⁴⁾	Configuration Set-up Time	48	—	60	—	60	—	80	—	ns

NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured $\pm 200\text{mV}$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the $\overline{\text{LBO}}$ input. $\overline{\text{LBO}}$ is a static input and must not change during normal operation.

3632 tbl 14

AC TEST LOAD


3632 drw 05

Figure 3. AC Test Load

AC TEST CONDITIONS (VDDQ = 3.3V / 2.5V)

Input Pulse Levels	0 to 3V / 0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V / 1.25V
Output Timing Reference Levels	1.5V / 1.25V
AC Test Load	See Figures 2 and 3


3632 tbl 15

TIMING WAVEFORM OF PIPELINED READ CYCLE^(1, 2)

3632 drw 06

NOTES:


1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signals. For example, when $\overline{CE}$ and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES^(1, 2, 3)

3632 dnv 07

NOTES:

1. Device is selected through entire cycle; $\overline{CE}$ and $\overline{CS1}$ are LOW, $\overline{CS0}$ is HIGH.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Az) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 - $\overline{GW}$ CONTROLLED (1, 2, 3)

3632 drw 08

NOTES:


1. ZZ input is LOW, $\overline{BWE}$ is HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signals. For example, when $\overline{CE}$ and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED(1, 2, 3)



NOTES:


1. Z_Z input is LOW, $\overline{GW}$ is HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signals. For example, when $\overline{CE}$ and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES^(1, 2, 3)

NOTES:

1. ZZ input is LOW, $\overline{GW}$ is HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signals. For example, when $\overline{CE}$ and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

NON-BURST READ CYCLE TIMING WAVEFORM




3632 drw 11

NOTES:

1. ZZ input is LOW, $\overline{ADV}$ is HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, $\overline{ADSP}$ and $\overline{ADSC}$ function identically and are therefore interchangeable.

NON-BURST WRITE CYCLE TIMING WAVEFORM




3632 drw 12

NOTES:

1. ZZ input is LOW, $\overline{ADV}$ and $\overline{OE}$ are HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only $\overline{GW}$ writes are shown, the functionality of $\overline{BWE}$ and $\overline{BWx}$ together is the same as $\overline{GW}$.
4. For write cycles, $\overline{ADSP}$ and $\overline{ADSC}$ have different limitations.


ORDERING INFORMATION



3632 drw 13



PACKAGE DIAGRAM OUTLINES TQFP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	12/10/94	




EVEN LEAD SIDES



ODD LEAD SIDES



DETAIL A



DETAIL B



TOLERANCES UNLESS SPECIFIED		INTEGRATED DEVICE TECHNOLOGY, INC. 2975 Slender Way, Santa Clara, CA 95054 PHONE: (408) 727-6118 FAX: (408) 482-0674 TWC: 910-338-2070
DECIMAL	ANGULAR	
XXX	±	
XXXX		
XXXXX		
APPROVALS	DATE	TITLE
DRWN	03/12/92	PN PACKAGE OUTLINE
CHECKED		14.0 X 14.0 X 1.4 mm TQFP
		1.00/.10 FORM
	SIZE	DRAWING No.
	C	PSC-4036
		REV 03
DO NOT SCALE DRAWING		

PACKAGE DIAGRAM OUTLINES TQFP (Continued)


DWG #				PN64-1				DWG #				PN80-1				DWG #				PN100-1				DWG #				PN120-1					
SYMBOL	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE	JEDEC VARIATION						NOTE					
	BP							BQ							BR							BS											
	MIN		NOM		MAX			MIN		NOM		MAX			MIN		NOM		MAX			MIN		NOM		MAX							
	MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX													
A	—	—	1.60					—	—	1.60					—	—	1.60			—	—	1.60					—	—	1.60				
A1	.05	.10	.15					.05	.10	.15					.05	.10	.15			.05	.10	.15					.05	.10	.15				
A2	1.35	1.40	1.45					1.35	1.40	1.45					1.35	1.40	1.45			1.35	1.40	1.45					1.35	1.40	1.45				
D	16.00 BSC			4				16.00 BSC			4				16.00 BSC			4		16.00 BSC			4				16.00 BSC			4			
D1	14.00 BSC			5,2				14.00 BSC			5,2				14.00 BSC			5,2		14.00 BSC			5,2				14.00 BSC			5,2			
E	16.00 BSC			4				16.00 BSC			4				16.00 BSC			4		16.00 BSC			4				16.00 BSC			4			
E1	14.00 BSC			5,2				14.00 BSC			5,2				14.00 BSC			5,2		14.00 BSC			5,2				14.00 BSC			5,2			
N	64							80							100					120							120						
e	.80 BSC							.65 BSC							.50 BSC					.40 BSC							.40 BSC						
b	.30	.37	.45	7				.22	.32	.38	7				.17	.22	.27	7		.13	.18	.23	7				.13	.18	.23	7			
b1	.30	.35	.40					.22	.30	.33					.17	.20	.23			.13	.16	.19					.13	.16	.19				
ccc	—	—	.10					—	—	.10				—	—	.08			—	—	.08					—	—	.08					
ddd	—	—	.20					—	—	.13				—	—	.08			—	—	.07					—	—	.07					

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [D-E] TO BE DETERMINED AT DATUM PLANE [H-I]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [C-D]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION BP, BQ, BR & BS

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/28/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	11/18/94	

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00	BSC	12.35	BSC	12.00	BSC	11.60	BSC
X	.40	.60	.30	.50	.30	.40	.20	.30
e	.80	BSC	.65	BSC	.50	BSC	.40	BSC
N	64		80		100		120	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stander Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 492-8874 TWS: 910-338-2070	
DECIMAL	ANGULAR		
XXX.X	°		
XXXX.X			
XXXX.X			
APPROVALS	DATE	TITLE	
DRWN	03/12/92	PN PACKAGE OUTLINE	
CHECKED		14.0 X 14.0 X 1.4 mm TQFP	
		1.00/10 FORM	
		SIZE	REV
		C	03
DO NOT SCALE DRAWING			