28/33/4

16Mb LW LS R-R HSTL High Speed Synchronous SRAM (512K x 36)

**Preliminary** 

### **Description**

The CXK77Q36B160GB is a high speed CMOS synchronous static RAM with common I/O pins, organized as 524,288 words by 36 bits. This synchronous SRAM integrates input registers, high speed RAM, output registers, and a one-deep write buffer onto a single monolithic IC. Register - Register (R-R) read operations and Late Write (LW) write operations are supported, providing a high-performance user interface.

Two distinct R-R modes of operation are supported, selectable via the M2 mode pin. When M2 is "high", this device functions as a conventional R-R SRAM, and pin 4P functions as a conventional SA address input. When M2 is "low", this device functions as a Late Select (LS) R-R SRAM, and pin 4P functions as a Late Select SAS address input.

When Late Select R-R mode is selected, the SRAM is divided into two banks internally. During write operations, SAS is registered in the same cycle as the other address and control signals, and is used to select to which bank input data is ultimately written (through one stage of write pipelining). During read operations, SAS is registered one full clock cycle after the other address and control signals, and is used to select from which bank output data is read.

All address and control input signals except  $\overline{G}$  (Output Enable) and ZZ (Sleep Mode) are registered on the rising edge of K (Input Clock).

During read operations, output data is driven valid from the rising edge of K, one full clock cycle after all address and control input signals (except SAS) are registered.

During write operations, input data is registered on the rising edge of K, one full clock cycle after all address and control input signals (including SAS) are registered.

Output drivers are series terminated, and output impedance is programmable via the ZQ input pin. By connecting an external control resistor RQ between ZQ and  $V_{SS}$ , the impedance of all data output drivers can be precisely controlled.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 350 MHz operation is obtained from a single 2.5V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

### **Features**

•	3 Speed Bins	Cycle Time / Access Time
	-28	2.8ns / 1.5ns
	-33	3.3ns / 1.6ns
	-4	4.0ns / 1.8ns

- Single 2.5V power supply ( $V_{DD}$ ): 2.5V  $\pm$  5%
- Dedicated output supply voltage (V<sub>DDO</sub>): 1.5V typical
- HSTL-compatible I/O interface with dedicated input reference voltage (V<sub>REF</sub>): 0.75V typical
- Register Register (R-R) read protocol
- Late Write (LW) write protocol
- Conventional or Late Select (LS) mode of operation, selectable via dedicated mode pin (M2)
- Full read/write coherency
- Byte Write capability
- · Two cycle deselect
- Differential input clocks  $(K/\overline{K})$
- Asynchronous output enable  $(\overline{G})$
- Programmable output driver impedance
- Sleep (power down) mode via dedicated mode pin (ZZ)
- JTAG boundary scan (subset of IEEE standard 1149.1)
- 119 pin (7x17), 1.27mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

## Pin Assignment (Top View)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
В	NC	SA	SA	NC	SA	SA	NC
C	NC	SA	SA	$V_{\mathrm{DD}}$	SA	SA	NC
D	DQc	DQc	V <sub>SS</sub>	ZQ	V <sub>SS</sub>	DQb	DQb
E	DQc	DQc	V <sub>SS</sub>	SS	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	G	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc	DQc	SBWc	NC	SBWb	DQb	DQb
Н	DQc	DQc	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	$V_{\mathrm{DD}}$	V <sub>REF</sub>	$V_{\mathrm{DD}}$	V <sub>REF</sub>	$V_{\mathrm{DD}}$	V <sub>DDQ</sub>
K	DQd	DQd	V <sub>SS</sub>	K	V <sub>SS</sub>	DQa	DQa
L	DQd	DQd	<del>SBW</del> d	K	SBWa	DQa	DQa
M	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	SW	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
N	DQd	DQd	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQa	DQa
P	DQd	DQd	V <sub>SS</sub>	SA / SAS <sup>(5)</sup>	V <sub>SS</sub>	DQa	DQa
R	NC	SA	M1 <sup>(3)</sup>	$V_{\mathrm{DD}}$	M2 <sup>(4)</sup>	SA	NC
T	NC	NC (1)	SA	SA	SA	NC <sup>(1)</sup>	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	RSVD (2)	V <sub>DDQ</sub>

#### Notes:

- 1. Pad Locations 2T and 6T are true no-connects. However, they are defined as SA address inputs in x18 LW SRAMs.
- 2. Pad Location 6U must be left unconnected. It is used by Sony for internal test purposes.
- 3. Pad Location 3R is defined as an M1 mode pin in LW SRAMs. However, it must be tied "low" in this device.
- 4. Pad Location 5R is defined as an M2 mode pin in this device. It must be tied "high" or "low". When M2 is tied "high", this device functions as a conventional R-R SRAM. When M2 is tied "low", this device functions as a Late Select R-R SRAM.
- 5. Pad Location 4P is defined as an SA address input in LW SRAMs. However, it functions as a conventional SA address input in this device only when M2 is tied "high". It functions as a Late Select SAS address input in this device when M2 is tied "low".

# **Pin Description**

Symbol	Type	Description
SA	Input	Synchronous Address Inputs - Registered on the rising edge of K.
SAS	Input	Synchronous Late Select Address Input (Late Select R-R Mode Only) - Registered on the rising edge of K. Sampled one cycle after the other address and control inputs during read operations. Sampled in the same cycle as the other address and control inputs during write operations.
DQa, DQb DQc, DQd	I/O	Synchronous Data Inputs / Outputs - Registered on the rising edge of K during write operations.  Driven from the rising edge of K during read operations.  DQa - indicates Data Byte a DQb - indicates Data Byte b  DQc - indicates Data Byte c DQd - indicates Data Byte d
$K, \overline{K}$	Input	Differential Input Clocks
SS	Input	
SW	Input	Synchronous Global Write Enable Input - Registered on the rising edge of K.
SBWa, SBWb, SBWc, SBWd	Input	Synchronous Byte Write Enable Inputs - Registered on the rising edge of K.
G	Input	Asynchronous Output Enable Input - Deasserted (high) disables the data output drivers.
ZZ	Input	Asynchronous Sleep Mode Input - Asserted (high) forces the SRAM into low-power mode.
M1	Input	Read Operation Protocol Select 1 - This mode pin must be tied "low" at power-up to select Register - Register read operations
M2	Input	Read Operation Protocol Select 2 - This mode pin must be tied "high" or "low" at power-up.  M2 = 0 selects Late Select R-R functionality  M2 = 1 selects conventional R-R functionality
ZQ	Input	Output Impedance Control Resistor Input - This pin must be connected to $V_{SS}$ through an external resistor RQ to program data output driver impedance. See the Programmable Output Driver Impedance section for further information.
V <sub>DD</sub>		2.5V Core Power Supply - Core supply voltage.
V <sub>DDQ</sub>		Output Power Supply - Output buffer supply voltage.
V <sub>REF</sub>		Input Reference Voltage - Input buffer threshold voltage.
V <sub>SS</sub>		Ground
TCK	Input	JTAG Clock
TMS	Input	JTAG Mode Select - Weakly pulled "high" internally.
TDI	Input	JTAG Data In - Weakly pulled "high" internally.
TDO	Output	JTAG Data Out
RSVD		Reserved - This pin is used for Sony test purposes only. It must be left unconnected.
NC		No Connect - These pins are true no-connects, i.e. there is no internal chip connection to these pins. They can be left unconnected or tied directly to $V_{DD}$ , $V_{DDQ}$ , or $V_{SS}$ .

### •Clock Truth Table

K	ZZ	$\overline{SS}$ $(t_n)$	$\overline{SW}$ $(t_n)$	$\overline{SBW}x$ $(t_n)$	G	Operation	DQ (t <sub>n</sub> )	$\begin{aligned} &DQ\\ (t_{n+1}) \end{aligned}$
X	Н	X	X	X	X	Sleep (Power Down) Mode	Hi - Z	Hi - Z
L→H	L	Н	X	X	X	Deselect	X	Hi - Z
L→H	L	L	Н	X	Н	Read	Hi - Z	Hi - Z
L→H	L	L	Н	X	L	Read	X	Q(t <sub>n</sub> )
L→H	L	L	L	L	X	Write All Bytes	X	D(t <sub>n</sub> )
L→H	L	L	L	X	X	Write Bytes With $\overline{SBW}x = L$	X	D(t <sub>n</sub> )
L→H	L	L	L	Н	X	Abort Write	X	Hi - Z

**CXK77Q36B160GB** 

## **•Dynamic M2 Mode Pin State Changes**

Although M2 is defined as a static input (that is, it must be tied "high" or "low" at power-up), in some instance (such as during device testing) it may be desirable to change its state dynamically (that is, without first powering off the SRAM) while preserving the contents of the memory array. If so, the following criteria must be met:

- 1. At least two (2) consecutive deselect operations must be initiated prior to changing the state of M2, to ensure that the most recent read or write operation completes successfully.
- 2. At least thirty-two (32) consecutive deselect operations must be initiated after changing the state of M2 before any read or write operations can be initiated, to allow the SRAM sufficient time to recognize the change in state.

#### •Sleep (Power Down) Mode

Sleep (power down) mode is provided through the asynchronous input signal ZZ. When ZZ is asserted (high), the output drivers will go to a Hi-Z state, and the SRAM will begin to draw standby current. Contents of the memory array will be preserved. An enable time ( $t_{ZZE}$ ) must be met before the SRAM is guaranteed to be in sleep mode, and a recovery time ( $t_{ZZR}$ ) must be met before the SRAM can resume normal operation.

## •Programmable Output Driver Impedance

This device has programmable impedance output drivers. The output impedance is controlled by an external resistor RQ connected between the SRAM's ZQ pin and  $V_{SS}$ , and is equal to one-fifth the value of this resistor, nominally. See the DC Electrical Characteristics section for further information.

#### **Output Driver Impedance Power-Up Requirements**

Output driver impedance will reach the programmed value within 8192 cycles after power-up. Consequently, it is recommended that Read operations not be initiated until after the initial 8192 cycles have elapsed.

#### **Output Driver Impedance Updates**

Output driver impedance is updated during Write and Deselect operations when the output driver is disabled.

#### Power-Up Sequence

For reliability purposes, Sony recommends that power supplies power up in the following sequence:  $V_{SS}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$ , and Inputs.  $V_{DDQ}$  should never exceed  $V_{DD}$ . If this power supply sequence cannot be met, a large bypass diode may be required between  $V_{DD}$  and  $V_{DDO}$ . Please contact Sony Memory Application Department for further information.

# ullet Absolute Maximum Ratings $^{(1)}$

Parameter	Symbol	Rating	Units
Supply Voltage	$V_{DD}$	-0.5 to +3.0	V
Output Supply Voltage	V <sub>DDQ</sub>	-0.5 to +2.3	V
Input Voltage (Address, Control, Data, Clock)	V <sub>IN</sub>	-0.5 to V <sub>DDQ</sub> + 0.5 (2.3V max)	V
Input Voltage (M1, M2)	V <sub>MIN</sub>	$-0.5 \text{ to V}_{DD} + 0.5 (3.0 \text{V max})$	V
Input Voltage (TCK, TMS, TDI))	V <sub>TIN</sub>	-0.5 to +3.8	V
Operating Temperature	T <sub>A</sub>	0 to 85	°C
Junction Temperature	$T_{J}$	0 to 110	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C

<sup>(1)</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **•BGA Package Thermal Characteristics**

Parameter	Symbol	Rating	Units
Junction to Case Temperature	$\Theta_{ m JC}$	1.0	°C/W

# •I/O Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter		Symbol	Test Conditions	Min	Max	Units
	Address	$C_{IN}$	$V_{IN} = 0V$		4.2	pF
Input Capacitance	Control	C <sub>IN</sub>	$V_{IN} = 0V$		4.2	pF
	Clock	C <sub>KIN</sub>	$V_{KIN} = 0V$		3.5	pF
Output Capacitance	Data	C <sub>OUT</sub>	$V_{OUT} = 0V$		4.8	pF

Note: These parameters are sampled and are not 100% tested.

# **•**DC Recommended Operating Conditions

$$(V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}C)$$

Parameter	Symbol	Min	Тур	Max	Units	Notes
Supply Voltage	$V_{DD}$	2.37	2.5	2.63	V	
Output Supply Voltage	V <sub>DDQ</sub>	1.4	1.5	1.6	V	
Input Reference Voltage	V <sub>REF</sub>	0.6	0.75	0.9	V	1
Input High Voltage (Address, Control, Data)	V <sub>IH</sub>	V <sub>REF</sub> + 0.2		$V_{DDQ} + 0.3$	V	2
Input Low Voltage (Address, Control, Data)	$V_{\rm IL}$	-0.3		V <sub>REF</sub> - 0.2	V	3
Input High Voltage (M1, M2)	$V_{MIH}$	1.2		$V_{DD} + 0.3$	V	
Input Low Voltage (M1, M2)	$V_{ m MIL}$	-0.3		0.4	V	
Clock Input Signal Voltage	V <sub>KIN</sub>	-0.3		$V_{DDQ} + 0.3$	V	
Clock Input Differential Voltage	V <sub>DIF</sub>	0.2		$V_{DDQ} + 0.6$	V	
Clock Input Common Mode Voltage	$V_{CM}$	0.6	0.75	0.9	V	

<sup>1.</sup> The peak-to-peak AC component superimposed on  $V_{\mbox{\scriptsize REF}}$  may not exceed 5% of the DC component.

<sup>2.</sup>  $V_{IH}$  (max)  $AC = V_{DDQ} + 0.75V$  for pulse widths less than one-quarter of the cycle time ( $t_{CYC}/4$ ).

<sup>3.</sup>  $V_{IL}$  (min) AC = -0.75V for pulse widths less than one-quarter of the cycle time ( $t_{CYC}/4$ ).

## •DC Electrical Characteristics

$$(V_{DD} = 2.5V \pm 5\%, V_{SS} = 0V, T_A = 0 \text{ to } 85^{\circ}\text{C})$$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	Notes
Input Leakage Current (Address, Control, Clock)	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{DDQ}$	-5		5	uA	
Input Leakage Current (M1, M2)	I <sub>MLI</sub>	$V_{MIN} = V_{SS}$ to $V_{DD}$	-5		5	uA	
Output Leakage Current	I <sub>LO</sub>	$\begin{aligned} V_{OUT} &= V_{SS} \text{ to } V_{DDQ} \\ \overline{G} &= V_{IH} \end{aligned}$	-5		5	uA	
Average Power Supply Operating Current	$I_{\mathrm{DD-28}} \\ I_{\mathrm{DD-33}} \\ I_{\mathrm{DD-4}}$	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IL}, ZZ = V_{IL}$	 	 	900 800 700	mA	4
Power Supply Deselect Operating Current (NOP Current)	I <sub>DD2</sub>	$I_{OUT} = 0 \text{ mA}$ $\overline{SS} = V_{IH}, ZZ = V_{IL}$			300	mA	
Power Supply Standby Current	$I_{SB}$	$I_{OUT} = 0 \text{ mA}$ $ZZ = V_{IH}$			250	mA	
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -6.0 \text{ mA}$ $RQ = 250\Omega$	V <sub>DDQ</sub> - 0.4			V	
Output Low Voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$ $RQ = 250\Omega$			0.4	V	
		$V_{OH}, V_{OL} = V_{DDQ}/2$ $RQ < 150\Omega$			33 (30*1.1)	Ω	1,3
Output Driver Impedance	R <sub>OUT</sub>	$V_{OH}, V_{OL} = V_{DDQ}/2$ $150\Omega \le RQ \le 300\Omega$	(RQ/5)* 0.9	RQ/5	(RQ/5)* 1.1	Ω	3
		$V_{OH}, V_{OL} = V_{DDQ}/2$ $RQ > 300\Omega$	54 (60*0.9)			Ω	2,3

<sup>1.</sup> For maximum output drive (i.e. minimum impedance), the ZQ pin can be tied directly to  $V_{SS}$ .

<sup>2.</sup> For minimum output drive (i.e. maximum impedance), the ZQ pin can be left unconnected or tied to  $V_{DDQ}$ .

<sup>3.</sup> This parameter is guaranteed by design through extensive corner lot characterization.

<sup>4.</sup> Average Power Supply Operating Current in devices marked as "-33" is guaranteed (by test) to meet both the  $I_{DD-33}$  specification at 300 MHz operation and the  $I_{DD-4}$  specification at 250 MHz operation.

## •AC Electrical Characteristics

 $(T_A = 0 \text{ to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Symbol -28		-33		-4		Units	Notes
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Omes	Notes
K Cycle Time	t <sub>KHKH</sub>	2.8		3.3		4.0		ns	
K Clock High Pulse Width	t <sub>KHKL</sub>	1.1		1.3		1.5		ns	
K Clock Low Pulse Width	t <sub>KLKH</sub>	1.1		1.3		1.5		ns	
Address / Late Select Setup Time	t <sub>AVKH</sub>	0.3		0.3		0.3		ns	1
Address / Late Select Hold Time	t <sub>KHAX</sub>	0.5		0.6		0.7		ns	
Write Enables Setup Time	t <sub>WVKH</sub>	0.3		0.3		0.3		ns	1
Write Enables Hold Time	t <sub>KHWX</sub>	0.5		0.6		0.7		ns	
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.3		0.3		0.3		ns	1
Synchronous Select Hold Time	t <sub>KHSX</sub>	0.5		0.6		0.7		ns	
Data Input Setup Time	t <sub>DVKH</sub>	0.3		0.3		0.3		ns	1
Data Input Hold Time	t <sub>KHDX</sub>	0.5		0.6		0.7		ns	
K Clock High to Output Valid	t <sub>KHQV</sub>		1.5		1.6		1.8	ns	
K Clock High to Output Hold	t <sub>KHQX</sub>	0.7		0.7		0.7		ns	2
K Clock High to Output Low-Z	t <sub>KHQX1</sub>	0.7		0.7		0.7		ns	2,3
K Clock High to Output High-Z	t <sub>KHQZ</sub>	0.7	1.7	0.7	1.8	0.7	2.0	ns	2,3
Output Enable Low to Output Valid	t <sub>GLQV</sub>		1.7		1.8		2.0	ns	
Output Enable Low to Output Low-Z	t <sub>GLQX</sub>	0.3		0.3		0.3		ns	2,3
Output Enable High to Output High-Z	t <sub>GHQZ</sub>		1.7		1.8		2.0	ns	2,3
Sleep Mode Enable Time	t <sub>ZZE</sub>		15		15		15	ns	2
Sleep Mode Recovery Time	t <sub>ZZR</sub>	20		20		20		ns	2

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal, unless otherwise noted.


- 1. These parameters are measured from  $V_{\mbox{\scriptsize REF}}\pm200\mbox{\scriptsize mV}$  to the clock mid-point.
- 2. These parameters are verified through device characterization, and are not 100% tested.
- 3. These parameters are measured at  $\pm$  50mV from steady state voltage.

# •AC Test Conditions

$$(V_{DD}$$
 = 2.5V  $\pm$  5%,  $V_{DDQ}$  = 1.5V  $\pm$  0.1V,  $T_A$  = 0 to 85°C)


Parameter	Symbol	Conditions	Units	Notes
Input Reference Voltage	V <sub>REF</sub>	0.75	V	
Input High Level	V <sub>IH</sub>	1.25	V	
Input Low Level	V <sub>IL</sub>	0.25	V	
Input Rise & Fall Time		2.0	V/ns	
Input Reference Level		0.75	V	
Clock Input High Voltage	V <sub>KIH</sub>	1.25	V	$V_{DIF} = 1.0V$
Clock Input Low Voltage	V <sub>KIL</sub>	0.25	V	$V_{\rm DIF} = 1.0 V$
Clock Input Common Mode Voltage	$V_{CM}$	0.75	V	
Clock Input Rise & Fall Time		2.0	V/ns	
Clock Input Reference Level		K/K cross	V	
Output Reference Level		0.75	V	
Output Load Conditions		$RQ = 250\Omega$		See Figure 1 below

Figure 1: AC Test Output Load  $(V_{DDQ} = 1.5V)$ 



# Conventional R-R Mode: Timing Diagram of Read-Write-Read Operations Synchronously Controlled via $\overline{SS}$ and Deselect Operations ( $\overline{G}$ = Low)


Figure 2



Note: In the diagram above, two Deselect operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Deselect operation may be sufficient.

# Conventional R-R Mode: Timing Diagram of Read-Write-Read Operations Asynchronously Controlled via $\overline{G}$ and Dummy Read Operations ( $\overline{SS}$ = Low)


Figure 3



Note: In the diagram above, two Dummy Read operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Dummy Read operation may be sufficient.

# Late Select R-R Mode: Timing Diagram of Read-Write-Read Operations Synchronously Controlled via $\overline{SS}$ and Deselect Operations ( $\overline{G} = Low$ )


Figure 4



Note: In the diagram above, two Deselect operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Deselect operation may be sufficient.

# Late Select R-R Mode: Timing Diagram of Read-Write-Read Operations Asynchronously Controlled via $\overline{G}$ and Dummy Read Operations ( $\overline{SS} = Low$ )


Figure 5



Note: In the diagram above, two Dummy Read operations are inserted between Read and Write operations to control the data bus transition from output to input. This depiction is for clarity purposes only. It is NOT a requirement. Depending on the application, one Dummy Read operation may be sufficient.

# Timing Diagram of Sleep (Power-Down) Mode Operation Asynchronously Controlled via ZZ





- Note 1: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.
- Note 2: Before ZZ is asserted, at least two (2) Deselect operations must be initiated after the last Read or Write operation is initiated, in order to ensure the successful completion of the last Read or Write operation.
- Note 3: While ZZ is asserted, all of the SRAM's address, control, data, and clock inputs are ignored.
- Note 4: After ZZ is deasserted, Deselect operations must be initiated until the specified recovery time  $(t_{ZZR})$  has been met. Read and Write operations may NOT be initiated during this time.
- Note 5: This can be ANY valid operation. The depiction of a Read operation here is provided only as an example.

## •Test Mode Description

This device provides a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components, and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, this device contains a TAP Controller and four TAP Registers. The TAP Registers consist of one Instruction Register and three Data Registers (ID, Bypass, and Boundary Scan Registers).

The TAP consists of the following four signals:

TCK: Test Clock Induces (clocks) TAP Controller state transitions.

TMS: Test Mode Select Inputs commands to the TAP Controller. Sampled on the rising edge of TCK.
 TDI: Test Data In Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK.
 TDO: Test Data Out Outputs data serially from the TAP Registers. Driven from the falling edge of TCK.

## **Disabling the TAP**

When JTAG is not used, TCK should be tied "low" to prevent clocking the SRAM. TMS and TDI should either be tied "high" through a pull-up resistor or left unconnected. TDO should be left unconnected.

Note: Operation of the TAP does not interfere with normal SRAM operation except when the SAMPLE-Z instruction is selected. Consequently, TCK, TMS, and TDI can be controlled any number of ways without adversely affecting the functionality of the device.

## JTAG DC Recommended Operating Conditions

$$(V_{DD} = 2.5V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}C)$$

Parameter	Symbol	Test Conditions	Min	Max	Units
JTAG Input High Voltage	$V_{TIH}$		1.4	3.6	V
JTAG Input Low Voltage	V <sub>TIL</sub>		-0.3	0.8	V
JTAG Output High Voltage (CMOS)	V <sub>TOH</sub>	$I_{TOH} = -100uA$	V <sub>DD</sub> - 0.1		V
JTAG Output Low Voltage (CMOS)	V <sub>TOL</sub>	$I_{TOL} = 100uA$		0.1	V
JTAG Output High Voltage (TTL)	V <sub>TOH</sub>	$I_{TOH} = -4.0 \text{mA}$	V <sub>DD</sub> - 0.4		V
JTAG Output Low Voltage (TTL)	V <sub>TOL</sub>	$I_{TOL} = 4.0 \text{mA}$		0.4	V
JTAG Input Leakage Current	I <sub>TLI</sub>	$V_{TIN} = 0V \text{ to } 3.6V$	-10	10	uA

## **JTAG AC Test Conditions**

$$(V_{DD} = 2.5V \pm 5\%, T_A = 0 \text{ to } 85^{\circ}\text{C})$$

Parameter	Symbol	Conditions	Units	Notes
JTAG Input High Level	V <sub>TIH</sub>	2.5	V	
JTAG Input Low Level	V <sub>TIL</sub>	0.0	V	
JTAG Input Rise & Fall Time		1.0	V/ns	
JTAG Input Reference Level		1.25	V	
JTAG Output Reference Level		1.25	V	
JTAG Output Load Condition				See Fig.1 (page 9)


# **JTAG AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t <sub>THTH</sub>	100		ns
TCK High Pulse Width	t <sub>THTL</sub>	40		ns
TCK Low Pulse Width	t <sub>TLTH</sub>	40		ns
TMS Setup Time	t <sub>MVTH</sub>	10		ns
TMS Hold TIme	t <sub>THMX</sub>	10		ns
TDI Setup Time	t <sub>DVTH</sub>	10		ns
TDI Hold TIme	t <sub>THDX</sub>	10		ns
TCK Low to TDO Valid	t <sub>TLQV</sub>		20	ns
TCK Low to TDO Hold	t <sub>TLQX</sub>	0		ns

CXK77Q36B160GB

# JTAG Timing Diagram

Figure 7



## **TAP Registers**

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: "Instruction Registers", of which there is one- the Instruction Register, and "Data Registers", of which there are three - the ID Register, the Bypass Register, and the Boundary Scan Register. Individual TAP registers are "selected" (inserted between TDI and TDO) when the appropriate sequence of commands is given to the TAP Controller.

#### **Instruction Register (3 bits)**

The Instruction Register stores the instructions that are executed by the TAP Controller when the TAP Controller is in the "Run-Test / Idle" state, or in any of the various "Data Register" states. It is loaded with the IDCODE instruction at power-up, or when the TAP Controller is in the "Test-Logic Reset" state or the "Capture-IR" state. It is inserted between TDI and TDO when the TAP Controller is in the "Shift-IR" state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed by the TAP Controller until the TAP Controller has reached the "Update-IR" state.

The Instruction Register is 3 bits wide, and is encoded as follows:

Code (2:0)	Instruction	Description
000	BYPASS	Inserts the Bypass Register between TDI and TDO.
001	IDCODE	Inserts the ID Register between TDI and TDO.
010	SAMPLE-Z	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO. Disables the SRAM's data output drivers.
011	BYPASS	Inserts the Bypass Register between TDI and TDO.
100	SAMPLE	Captures the SRAM's I/O ring contents in the Boundary Scan Register. Inserts the Boundary Scan Register between TDI and TDO.
101	PRIVATE	Do not use. Reserved for manufacturer use only.
110	BYPASS	Inserts the Bypass Register between TDI and TDO.
111	BYPASS	Inserts the Bypass Register between TDI and TDO.

Bit 0 is the LSB of the Instruction Register, and Bit 2 is the MSB. When the Instruction Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

#### ID Register (32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The ID Register is 32 bits wide, and is encoded as follows:

Revision Number (31:28)	Part Number (27:12)	Sony ID (11:1)	Start Bit (0)
xxxx	0000 0000 0100 1010	0000 1110 001	1

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

#### Bypass Register (1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic "0" when the BYPASS instruction has been loaded in the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

#### **Boundary Scan Register (70 bits)**

The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the TAP pins) plus a number of place holder locations reserved for density and/or functional upgrades. The Boundary Scan Register is loaded with the contents of the SRAM's I/O ring when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Capture-DR" state. It is inserted between TDI and TDO when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the "Shift-DR" state.

The Boundary Scan Register contains the following bits:

DQ	36
SA, SAS	19
$K, \overline{K}$	2
$\overline{SS}$ , $\overline{SW}$ , $\overline{SBW}$ x	6
G, ZZ	2
M1, M2	2
ZQ	1
Place Holder	2

For deterministic results, all signals composing the SRAM's I/O ring must meet setup and hold times with respect to TCK (same as TDI and TMS) when sampled.

 $K/\overline{K}$  are connected to a differential input receiver that generates a single-ended input clock signal to the device. Therefore, in order to capture specific values for these signals in the Boundary Scan Register, these signals must be at opposite logic levels when sampled.

Place Holders are required for some NC pins to allow for future density and/or functional upgrades. They are connected to  $V_{SS}$  internally, regardless of pin connection externally.

The Boundary Scan Register Bit Order Assignment table that follows depicts the order in which the bits from the table above are arranged in the Boundary Scan Register. In the notation, Bit 1 is the LSB of the register, and Bit 70 is the MSB. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

# Boundary Scan Register Bit Order Assignment (By Exit Sequence)

Bit	Signal	Pad	Bit	Signal	Pad
1	M2	5R	36	SA	3B
2	SA / SAS	4P	37	SA	2B
3	SA	4T	38	SA	3A
4	SA	6R	39	SA	3C
5	SA	5T	40	SA	2C
6	ZZ	7T	41	SA	2A
7	DQa	6P	42	DQc	2D
8	DQa	7P	43	DQc	1D
9	DQa	6N	44	DQc	2E
10	DQa	7N	45	DQc	1E
11	DQa	6M	46	DQc	2F
12	DQa	6L	47	DQc	2G
13	DQa	7L	48	DQc	1G
14	DQa	6K	49	DQc	2Н
15	DQa	7K	50	DQc	1H
16	SBWa	5L	51	SBWc	3G
17	K	4L	52	ZQ	4D
18	K	4K	53	SS	4E
19	G	4F	54	NC <sup>(1)</sup>	4G
20	SBWb	5G	55	NC <sup>(1)</sup>	4H
21	DQb	7H	56	SW	4M
22	DQb	6Н	57	<del>SBW</del> d	3L
22	DQb	7G	58	DQd	1K
24	DQb	6G	59	DQd	2K
25	DQb	6F	60	DQd	1L
26	DQb	7E	61	DQd	2L
27	DQb	6E	62	DQd	2M
28	DQb	7D	63	DQd	1N
29	DQb	6D	64	DQd	2N
30	SA	6A	65	DQd	1P
31	SA	6C	66	DQd	2P
32	SA	5C	67	SA	3T
33	SA	5A	68	SA	2R
34	SA	6B	69	SA	4N
35	SA	5B	70	M1	3R

Note 1: NC pins at pad locations 4G and 4H are connected to  $V_{SS}$  internally, regardless of pin connection externally.

### **TAP Instructions**

#### **IDCODE**

IDCODE is the default instruction loaded into the Instruction Register at power-up, and when the TAP Controller is in the "Test-Logic Reset" state.

When the IDCODE instruction is selected, a predetermined device- and manufacturer-specific identification code is loaded into the ID Register when the TAP Controller is in the "Capture-DR" state, and the ID Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the IDCODE instruction is selected.

#### **BYPASS**

When the BYPASS instruction is selected, a logic "0" is loaded into the Bypass Register when the TAP Controller is in the "Capture-DR" state, and the Bypass Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the BYPASS instruction is selected.

#### SAMPLE

When the SAMPLE instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Normal SRAM operation is not disrupted when the SAMPLE instruction is selected.

#### **SAMPLE-Z**

When the SAMPLE-Z instruction is selected, the individual logic states of all signals composing the SRAM's I/O ring (see the Boundary Scan Register description for the complete list of signals) are loaded into the Boundary Scan Register when the TAP Controller is in the "Capture-DR" state, and the Boundary Scan Register is inserted between TDI and TDO when the TAP Controller is in the "Shift-DR" state.

Additionally, when the SAMPLE-Z instruction is selected, the SRAM's data output drivers are disabled.

Consequently, normal SRAM operation is disrupted when the SAMPLE-Z instruction is selected. Read operations initiated while the SAMPLE-Z instruction is selected will fail.

**SONY**®

## **TAP Controller**

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK.

**CXK77Q36B160GB** 


The TAP Controller enters the "Test-Logic Reset" state in one of two ways:

- 1. At power up.
- 2. When a logic "1" is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state. The TDO output driver is active only when the TAP Controller is in either the "Shift-IR" state or the "Shift-DR" state.

#### **TAP Controller State Diagram**

Figure 8




# **CXK77Q36B160GB**

# •Ordering Information\_

Part Number	$V_{\mathrm{DD}}$	I/O Type	Size	Speed (Cycle Time / Data Access Time)
CXK77Q36B160GB-28	2.5V	HSTL	512K x 36	2.8ns / 1.5ns
CXK77Q36B160GB-33	2.5V	HSTL	512K x 36	3.3ns / 1.6ns
CXK77Q36B160GB-4	2.5V	HSTL	512K x 36	4.0ns / 1.8ns

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# (7x17) 119 Pin BGA Package Dimensions



# PRELIMINARY

SONY CODE	BGA-119P-021
EIAJ CODE	BGA119-P-1422
JEDEC CODE	

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
BORAD TREATMENT	COPPER-CLAD LAMINATE
LEAD MATERIAL	SOLDER
PACKAGE MASS	1.3g

# •Revision History

Rev.#	Rev. Date	Description of Modification			
rev 0.0	07/18/00	Initial Version			
rev 0.1	05/18/01	1. Modified I/O Capacitance (p. 5).			
		Address (C <sub>ADDR</sub> ) and Control (C <sub>CTRL</sub> )	3.5pF to 4.2pF		
		Data (C <sub>DATA</sub> )	4.5pF to 4.8pF		
		2. Modified DC Recommended Operating Conditions (p. 6).	1		
		V <sub>DDO</sub> (max)	1.6V to 1.9V		
		V <sub>REF</sub> , V <sub>CM</sub> (max)	0.9V to 1.0V		
		V <sub>MIH</sub> (min)	$V_{REF} + 0.3V$ to 1.2V		
		V <sub>MIL</sub> (max)	V <sub>REF</sub> - 0.3V to 0.4V		
		3. Modified DC Electrical Characteristics (p. 7).	KLI		
		I <sub>DD-28</sub> (max)	830mA to 930mA		
		I <sub>DD-33</sub> (max)	700mA to 840mA		
		I <sub>DD-37</sub> (max)	640mA to 780mA		
		I <sub>DD-4</sub> (max)	590mA to 740mA		
		I <sub>DD3</sub> (max)	200mA to 300mA		
		I <sub>SB</sub> (max)	130mA to 250mA		
		4. Modified AC Electrical Characteristics (p. 8).	1301111 to 2301111		
		27	1.7ns to 1.8ns		
		5. Combined 1.5V $V_{DDO}$ AC Test Conditions for $V_{DD} = 2.5V$ and 3.3V (p.9).			
		6. Added 1.8V $V_{DDO}$ AC Test Conditions for $V_{DD} = 2.5$ V ar			
		7. Modified JTAG DC Recommended Operating Conditions			
		V <sub>TOH-3.3</sub> (min) at I <sub>TOH</sub> = -100uA	(p. 10). 2.7V to 2.6V		
		V <sub>TOH-3.3</sub> (min) at I <sub>TOH</sub> = -1000A V <sub>TOH-3.3</sub> (min) at I <sub>TOH</sub> = -8mA	2.4V to 2.3V		
			2.4 1 to 2.5 1		
rev 0.2	09/18/01	1. Removed 3.3V V <sub>DD</sub> support and AC Test Conditions.			
		2. Removed 1.8V V <sub>DDQ</sub> support and AC Test Conditions.			
		3. Modified Absolute Maximum Ratings (p. 5).			
		V <sub>DD</sub> (max)	3.8V to 3.0V		
		4. Modified DC Recommended Operating Conditions (p. 6).			
		V <sub>DD</sub> (max)	3.47V to 2.63V		
		V <sub>DDO</sub> (max)	1.9V to 1.6V		
		V <sub>REF</sub> , V <sub>CM</sub> (max)	1.0V to 0.9V		
		V <sub>IH</sub> (min)	$V_{REF} + 0.1V$ to $V_{REF} + 0.2V$		
		V <sub>II.</sub> (max)	$V_{REF}$ - 0.1V to $V_{REF}$ - 0.2V		
		5. Modified DC Electrical Characteristics (p. 7).			
		I <sub>DD-28</sub> (max)	930mA to 900mA		
		I <sub>DD-33</sub> (max)	840mA to 800mA		
		$I_{DD-4}$ (max)	740mA to 700mA		
		Removed I <sub>DD3</sub> (max) spec (3 MHz operating current).			
		Added I <sub>DD2</sub> (max) spec (Deselect operating current)	300mA		
		6. Modified AC Electrical Characteristics (p. 8).			
		Removed "-37" bin.			
		Removed "A" sub-bin from "-4" bin.			
		7. Modified JTAG DC Recommended Operating Conditions	(p. 15).		
		Removed V <sub>TOH-33</sub> (min) specs.	(F. 20).		
		$I_{TOH}$ Test Condition for $V_{TOH}$ (min) = $V_{DD}$ - 0.4V	-8mA to -4mA		
			8mA to 4mA		
		$I_{TOL}$ Test Condition for $V_{TOL}$ (max) = 0.4V	onia to 4ma		

Rev.#	Rev. Date	Description of Modification	
rev 1.0	10/18/01	Updated the Programmable Output Driver Impedance description (p. 2. Modified DC Electrical Characteristics (p. 7).  Added note 4 stating that Average Power Supply Operating Curre "-33" is guaranteed (by test) to meet both the I <sub>DD-33</sub> specification and the I <sub>DD-4</sub> specification at 250 MHz operation.  I <sub>MLI</sub> (min/max) I <sub>LO</sub> (min/max)  3. Modified AC Electrical Characteristics (p. 8).  Removed Output Enable Setup and Hold Time specifications.	ent in devices marked as