

◇STRUCTURE	Silicon Monolithic Integrated Circuit
◇PRODUCT NAME	128 x 16 bit Electrically Erasable Programmable ROM
◇PART NUMBER	BR93L56/F/RF/FJ/RFJ/FV/RFV/RFVM-W
◇OUTLINE DIMENSION	Fig. - 1 (Plastic Mold)
◇BLOCK DIAGRAM	Fig. - 2
◇FUNCTION	General purpose
◇FEATURES	• 128words x 16 bit organization 2kbit serial EEPROM • Wide operating supply voltage range(1.8~5.5V) • Three wire serial interface • Auto-increment of registers address for Read mode • Prevent inadvertent writing - Defaults to power up with write-disabled state - Software instructions for write-enable/disable - Write inhibit at low Vcc • Automatic erase-before write and self-timed programming cycle • Read/Busy Status • Low Power Consumption - Write (5V) : 1.2mA(Typ.) - Read (5V) : 0.3mA(Typ.) - Standby (5V) : 0.1 μ A(Typ.) • Full TTL compatible input and output • Space Saving DIP/SOP/SOP-J/SSOP-B/MSOP8pin Package • High reliability fine pattern CMOS technology • 40 Years Data Retention • 1,000,000 Write/Erase Cycle • Initial data FFFFh in all address

◇ABSOLUTE MAXIMUM RATINGS(Ta=25°C)

Parameter	Symbol	Rating		Unit
Supply Voltage	Vcc	-0.3 ~ 6.5		V
Power dissipation	Pd	DIP8 SOP8(F,RF) SOP-J8(FJ,RFJ) SSOP-B8(FV,RFV) MSOP8(RFVM)	800(※1) 450(※2) 450(※3) 300(※4) 310(※5)	mW
Storage Temperature	Tstg	-65 ~ 125		°C
Operating Temperature	Topr	-40 ~ 85		°C
Terminal Voltage	—	-0.3 ~ Vcc+0.3		V

※1 Degradation is done at 8.0mW/°C for operation above Ta=25°C

※2 Degradation is done at 4.5mW/°C for operation above Ta=25°C

※3 Degradation is done at 4.5mW/°C for operation above Ta=25°C

※4 Degradation is done at 3.0mW/°C for operation above Ta=25°C

※5 Degradation is done at 3.1mW/°C for operation above Ta=25°C

◇RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{cc}	1.8 ~ 5.5	V
Input Voltage	V _{in}	0 ~ V _{cc}	

◇ELECTORICAL CHARACTERISTICS

Unless otherwise specified (T_a=-40~85°C,V_{cc}=2.5~5.5V)

Parameter	Symbol	Limit			Unit	Condition	Test Circuit
		Min.	Typ.	Max.			
Input Voltage "L" 1	V _{IL1}	-0.3	—	0.8	V	4.0≤V _{cc} ≤5.5	
Input Voltage "L" 2	V _{IL2}	-0.3	—	0.2x V _{cc}	V	V _{cc} ≤4.0	
Input Voltage "H" 1	V _{IH1}	2.0	—	V _{cc} +0.3	V	4.0≤V _{cc} ≤5.5	
Input Voltage "H" 2	V _{IH2}	0.7x V _{cc}	—	V _{cc} +0.3	V	V _{cc} ≤4.0	
Output Voltage "L" 1	V _{OL1}	0	—	0.4	V	I _{OL} =2.1mA, 4.0≤V _{cc} ≤5.5	Fig.-4
Output Voltage "L" 2	V _{OL2}	0	—	0.2	V	I _{OL} =100μA	Fig.-4
Output Voltage "H" 1	V _{OH1}	2.4	—	V _{cc}	V	I _{OH} =-0.4mA, 4.0≤V _{cc} ≤5.5	Fig.-5
Output Voltage "H" 2	V _{OH2}	V _{cc} -0.2	—	V _{cc}	V	I _{OH} =-100μA	Fig.-5
Input Leak Current	I _{LI}	-1	—	1	μA	V _{IN} =0~V _{cc}	Fig.-6
Output Leak Current	I _{LO}	-1	—	1	μA	V _{OUT} =0~V _{cc} , CS=0V	Fig.-7
Operating Current	I _{CC1}	—	—	3.0	mA	f _{SK} =2MHz, t _E /W=5ms (WRITE)	Fig.-8
	I _{CC2}	—	—	1.5	mA	f _{SK} =2MHz (READ)	Fig.-8
	I _{CC3}	—	—	4.5	mA	f _{SK} =2MHz,t _E /W=5ms (WRAL,ERAL)	Fig.-8
Standby Current	I _{SB}	—	—	2	μA	CS=0V ,DO=OPEN	Fig.-9

Unless otherwise specified ($T_a = -40 \sim 85^\circ\text{C}$, $V_{cc} = 1.8 \sim 2.5\text{V}$)

Parameter	Symbol	Limit			Unit	Condition	Test Circuit
		Min.	Typ.	Max.			
Input Voltage "L"	VIL	-0.3	—	$0.2 \times V_{cc}$	V		
Input Voltage "H"	VIH	$0.7 \times V_{cc}$	—	$V_{cc} + 0.3$	V		
Output Voltage "L"	VOL	0	—	0.2	V	$I_{OL} = 100 \mu\text{A}$	Fig.-4
Output Voltage "H"	VOH	$V_{cc} - 0.2$	—	V_{cc}	V	$I_{OH} = -100 \mu\text{A}$	Fig.-5
Input Leak Current	ILI	-1	—	1	μA	$V_{IN} = 0 \sim V_{cc}$	Fig.-6
Output Leak Current	ILO	-1	—	1	μA	$V_{OUT} = 0 \sim V_{cc}$, $CS = 0\text{V}$	Fig.-7
Operating Current	ICC1	—	—	1.5	mA	fSK=500kHz, tE/W=5ms (WRITE)	Fig.-8
	ICC2	—	—	0.5	mA	fSK=500kHz (READ)	Fig.-8
	ICC3	—	—	2	mA	fSK=500kHz (WRAL,ERAL)	Fig.-8
Standby Current	ISB	—	—	2	μA	$CS = 0\text{V}$, $DO = \text{OPEN}$	Fig.-9

○ This product is not designed for protection against radioactive rays.

◇ MEMORY CELL CHARACTERISTICS ($T_a = 25^\circ\text{C}$, $V_{cc} = 1.8 \sim 5.5\text{V}$)

Parameter	Limit			Unit
	Min.	Typ.	Max.	
Write/Erase Cycle ※1	1,000,000	—	—	cycle
Data Retention ※1	40	—	—	year

※1: Not 100% Tested




Fig.1-1 Outline Dimensions DIP8(BR93L56-W)




Fig.1-2 Outline Dimensions SOP8(BR93L56F-W)




Fig.1-3 Outline Dimensions SOP8(BR93L56RF-W)




Fig.1-4 Outline Dimensions SOP-J8(BR93L56FJ-W)




Fig.1-5 Outline Dimensions SOP-J8(BR93L56RFJ-W)




Fig.1-6 Outline Dimensions SSOP-B8(BR93L56FV-W)




Fig.1-7 Outline Dimensions SSOP-B8(BR93L56RFV-W)




Fig.1-8 Outline Dimensions MSOP8(BR93L56RFVM-W)




Fig.-2 Block Diagram

◇PIN CONFIGURATIONS





Fig.-3 Pin Configurations


◇TERMINAL FUNCTION

Terminal	IN/OUT	Function
Vcc	—	Power Supply
GND	—	Ground (0V)
CS	INPUT	Chip Select Control
SK	INPUT	Serial Data Clock Input
DI	INPUT	Start Bit, Op. code, Address, Serial Data Input
DO	OUTPUT	Serial Data Output , Ready/ $\overline{\text{Busy}}$ Status Output
NC	—	No Connection (Vcc or GND or OPEN)

◇TEST CIRCUIT



Control Output Pin to "L"
Fig.-4 Output Low Voltage Test Circuit



Control Output Pin to "H"
Fig.-5 Output High Voltage Test Circuit




Fig.-6 Input Leakage Current Test Circuit




Fig.-7 Output Leakage Current Test Circuit




Fig.-8 Operating Current Test Circuit




Fig.-9 Standby Current Test Circuit

◇SYNCHRONOUS DATA TIMING




Fig.-10 Synchronous data timing

- Input Data are clocked in from DI pin at the rising edge of the clock (SK).
- Output data from DO pin toggles at the rising edge of the clock (SK) during read mode.
- When CS is brought "H" after the write command, STATUS signal ($\overline{\text{Ready/Busy}}$) becomes active on DO pin till the start bit of next command.
STATUS signal is active during CS is high, and DO pin outputs High-Z when CS is low.
- For internal reset, CS must be brought "L" after any commands.

◇AC OPERATING CHARACTERISTICS (Ta=-40~85°C, Vcc=2.5~5.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
SK Clock Frequency	fSK	–	–	2	MHz
SK High Time	tSKH	230	–	–	ns
SK Low Time	tSKL	230	–	–	ns
CS Low Time	tCS	200	–	–	ns
CS Setup Time	tCSS	50	–	–	ns
DI Setup Time	tDIS	100	–	–	ns
CS Hold Time	tCSH	0	–	–	ns
DI Hold Time	tDIH	100	–	–	ns
Data “1” Output Delay Time	tPD1	–	–	200	ns
Data “0” Output Delay Time	tPD0	–	–	200	ns
CS to Status Valid	tSV	–	–	150	ns
CS to Output High-Z	tDF	–	–	150	ns
Write Cycle time	tE/W	–	–	5	ms

◇AC OPERATING CHARACTERISTICS(T_a=-40~85°C, V_{cc}=1.8~2.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
SK Clock Frequency	fSK	–	–	500	kHz
SK High Time	tSKH	0.8	–	–	μs
SK Low Time	tSKL	0.8	–	–	μs
CS Low Time	tCS	1	–	–	μs
CS Setup Time	tCSS	200	–	–	ns
DI Setup Time	tDIS	100	–	–	ns
CS Hold Time	tCSH	0	–	–	ns
DI Hold Time	tDIH	100	–	–	ns
Data “1” Output Delay Time	tPD1	–	–	0.7	μs
Data “0” Output Delay Time	tPD0	–	–	0.7	μs
CS to Status Valid	tSV	–	–	0.7	μs
CS to Output High-Z	tDF	–	–	200	ns
Write Cycle time	tE/W	–	–	5	ms

◇INSTRUCTION CODE

Instruction	Start Bit	Op Code	Address	Data
Read (*1)	1	10	* A6,A5,A4,A3,A2,A1,A0	D15~D0 (READ DATA)
Write Enable (WEN)	1	00	1 1 * * * * * *	
Write (*2)	1	01	* A6,A5,A4,A3,A2,A1,A0	D15~D0 (WRITE DATA)
Write All (WRAL) (*2)	1	00	0 1 * * * * * *	D15~D0 (WRITE DATA)
Write Disable (WDS)	1	00	0 0 * * * * * *	
Erase	1	11	* A6,A5,A4,A3,A2,A1,A0	
Erase All (ERAL)	1	00	1 0 * * * * * *	

•Address and data must be transferred from MSB.

•“*” Means either VIH or VIL

※START BIT

Start Bit means a logical “1” input after CS goes high.

This start bit proceeds beginning of all instructions.

(*1) : After one Read instruction segment is received, when CS remains High , the address pointer automatically cycles to the next higher register address, giving a continuous string of output data, depending on the device and the starting address.

(*2) : The previous data in the address locations are automatically erased and written the desired data, when “Write” or “Write All” instruction is received. No erase command is needed.

◇TIMING CHART

1.READ CYCLE TIMING




Fig.-11 Read Cycle Timing

($\times 1$) Start bit

This device recognizes the first data "1" after CS goes high as a start bit. You can input plenty of "0" before "1", still the data "1" works as a start bit.

○The addressed 16 bit of data are clocked out after "Read" instruction is received. During the 11th clock is high, the device output "0" (dummy 0) as a sign of data output start.

This device has the auto-increment feature that provides the whole data of the memory array with one read command.

Just keep CS high and SK clocking, the device outputs the next address data following the addressed 16 bits of data, please.

2.WRITE ENABLE CYCLE TIMING




Fig.-12 Write Enable Cycle Timing

○After the power is on, the device is in the disable mode.

This "Write Enable" instruction must be proceeded before the any write commands.

After "Write Enable" is executed, the device becomes in the enable mode.

This enable mode is valid until the power is off or the device receives "Write Disable" instruction.

Neither the "Write Enable" nor the "Write Disable" instruction has any effect on the "Read" instruction. This device does not matter the state ("H" or "L") of DI after the 6th clock of SK. Please keep inputting six more SK signals.

3. WRITE CYCLE TIMING




Fig.-13 Write Cycle Timing

○ This "Write" command writes 16 bits of data into the specified address.

The falling edge of CS after the 27th clock initiates high voltage cycle, which writes the data into non-volatile memory array.

Ready/Busy signal indicates this high voltage cycle from DO pin. During this high voltage cycle (busy state), the device does not receive any command.

4. WRITE ALL CYCLE TIMING




Fig.-14 Write All Cycle Timing

○ This command writes 16 bits of data into the all address.

It takes maximum 5ms, because all the data are written in to memory array at the same time.

5.WRITE DISABLE CYCLE TIMING




Fig.-15 Write Disable Cycle Timing

- This command put the device into the disable mode.
After the power on, the device is also in the disable mode.
The “Read” command can be proceeded even in the disable mode.
We recommend this “Write Disable” command execution after any write commands in order to prevent inadvertent write. This device does not matter the state (“H” or “L”) of DI after the 6th clock of SK. Please keep inputting six more SK signals.

6.ERASE CYCLE TIMING




Fig.-16 Erase Cycle Timing

- This “Erase” command writes all bits in the specified address to “1”.
The falling edge of CS after the 11th clock initiates high voltage cycle, which writes the data into non-volatile memory array.
The DO pin indicates the Ready/Busy status of the device.

7. ERASE ALL CYCLE TIMING (ERAL)




Fig.-17 Erase All Cycle Timing

○ This "Erase All" command writes all bits in the all address to "1".

The falling edge of CS after the 11th clock initiates high voltage cycle, which writes the data into non-volatile memory array.

The DO pin indicates the Ready/Busy status of the device.

◇READY/ $\overline{\text{BUSY}}$ Status (DO pin)

After the write commands input, CS goes low to initiate high voltage cycle and goes high again. Then Ready/ $\overline{\text{Busy}}$ signal will be shown on the DO pin.

$\text{R}/\overline{\text{B}} = \text{Low}$: under writing

After spending $t_{\text{E/W}}$ (Max. 5ms) operating the internal timer, the device automatically finishes writing.

During $t_{\text{E/W}}$, the memory array is accessed and any instruction is not received.

$\text{R}/\overline{\text{B}} = \text{High}$: ready

Auto programming has been completed. The device is ready to receive the next instruction without waiting $t_{\text{E/W}}$. In this case, keep $\text{DI} = \text{"L"}$ during CS is High.

- ※ During this high voltage cycle (busy state), the device does not receive any command. During the device is ready to next receive command (ready state), it is possible to make malfunction or inadvertent write when the device receives any signals.




Fig.-18 READY/ $\overline{\text{BUSY}}$ Status Output Timing

This product described in this specification is a strategic product and/or subject to COCOM regulations. It should not be exported without authorization from the appropriate Government authorities.

Application Note

<Contents>

- 1 COMMAND CANCEL
 - READ
 - WRITE, WRAL(Write All)
 - ERASE, ERAL(Erase All)
- 2 STAND BY
 - STANDBY CURRENT
 - TIMING (Start Bit)
- 3 POWER ON/OFF
 - P.O.R. CIRCUIT
 - LVCC CIRCUIT
- 4 NOISE
 - NOISE ON V_{cc}
 - NOISE ON SK
- 5 INPUT/OUTPUT PIN EQUIVALENT CIRCUIT
 - OUTPUT CIRCUIT
 - INPUT CIRCUIT
- 6 I/O APPLICATION CIRCUIT
 - PULL DOWN RESISTOR OF CS PIN
 - PULL UP/DOWN RESISTER OF DO PIN
- 7 I/O PORT (TO CONNETCT DI AND DO)
 - BUS CONNECTION BETWEEN CONTROLLER AND EEPROM
(DO FEED BACK TO DI)
 - VALUE OF RESISTER
- 8 SPECIAL CHARACTERISTICS

1) COMMAND CANCEL
O READ




Fig.1-1 READ CANCEL EFFECTIVE TIMING

- Method of cancel : CS="L"

O WRITE, WRAL(Write All)




Fig.1-2 WRITE AND WRAL CANCEL EFFECTIVE TIMING

- a : The period from start bit to the rising edge of 27th clock
CS = "L" cancels these commands.

- b : The Period from the rising edge of 27th clock to the end of internal write cycle (tE/W)

There is no way to cancel this command.

If power is down during this period, the data is not guaranteed, so that write correct data again please.

It is impossible to cancel this command by sending additional SK clock signal.

OERASE, ERAL(Erase All)




Fig.1-3 ERASE AND ERAL EFFECTIVE TIMING

a : The period from start bit to the rising edge of 11th clock

CS = "L" cancels these commands.

b : The period from the rising edge of 11th clock to the end of internal write cycle (tE/W)

There is no way to cancel this command.

If power is down during this period, the data is not guaranteed, so that write correct data again please.

It is impossible to cancel this command by sending additional SK clock signal.

2) STAND BY

OSTANDBY CURRENT

CS="L" makes standby current constant. SK and DI states do not affect it.

OTIMING (Start Bit)

Data may be inputted if CS is brought high when SK="H" states, as shown Fig.2-1. (See Fig.2-1)

Please keep SK and DI input signals "L", if CS is brought high during stand by and power ON/OFF.

(See Fig.2-2)




Fig.2-1 NOT PROPOSED TIMING




Fig.2-2 PROPER TIMING

3) POWER ON/OFF

- Please keep CS "L" during power ON/OFF.

The device is an active state during CS is high. The extraordinary function or data collaption may occur because of noise etc., if power-up is done with CS "H". In order to prevent above errors from happening, keep CS "L" during power ON. (The device does not receive any command during CS is low.)

It may continue at low Vcc by capacitance of Vcc line during power off. Please keep CS "L" during power off because of the device may make malfunction and inadvertent write.




Fig.3-1 CS TIMING DURING POWER ON/OFF

(Bad example) CS follows Vcc. (CS is pull up to Vcc)

CS is always high in this case the noise may force the device to malfunction and inadvertent write.
✖It may occur even if CS is High-Z.

(Good example) CS is low during power ON/OFF.

Please take more than 10ms between power ON and power OFF, or the internal circuit is not always reset.

OP.O.R. CIRCUIT

In order to prevent an inadvertent write, the device has the feature of P.O.R..

After the power is on, the device is in the write disable mode. P.O.R. works only during power up.

The noise may force the device to make the write enable mode with CS="H" during power ON/OFF.

In the case of power up, keep the following conditions to ensure function of P.O.R.

1. It is necessary to be CS "L"
2. Follow the recommended conditions of t_R , t_{OFF} , V_{bot} for the function of P.O.R. during power up.




Fig.3-2 Vcc wave form

Recommended conditions of t_R , t_{OFF} , V_{bot}

t_R	t_{OFF}	V_{bot}
Below 10ms	Above 10ms	Below 0.3V
Below 100ms	Above 10ms	Below 0.2V

OLVCC CIRCUIT

LVCC (V_{cc} -Lock out) circuit inhibits write operation at low voltage, and prevents an inadvertent write.

When V_{cc} is below the LVCC voltage (Typ.=1.2V), write operation is inhibited.

4) NOISE

○ NOISE ON V_{CC} (about bypass capacitor)

Noise and surges on power line may cause the abnormal function. It is recommended that the bypass capacitor (0.1 μ F) are attached on the V_{CC} and GND line beside the device.

The attachment of bypass capacitor on the board near by connector is recommended.




Fig.4 NOISE ON V_{CC} COUNTERMEASURE EXAMPLE

○ NOISE ON SK

If SK line has a lot of noise and rising time of SK is long, the device may recognize noise as a clock. Therefore this device has a schmitt trigger (about 0.2V) on SK pin. However to get rid of noise, less than 100ns of SK rising time(t_R) is recommended. If SK rising time is more than 100ns, pay attention to reduce the noise, please.

Please keep rising time and falling time as short as possible to ensure data transfer reliability.

5) INPUT/OUTPUT PIN EQUIVALENT CIRCUIT

OUTPUT CIRCUIT




Fig.5-1 DO PIN EQUIVALENT CIRCUIT

INPUT CIRCUIT




Fig.5-2 CS PIN EQUIVALENT CIRCUIT




Fig.5-3 SK PIN EQUIVALENT CIRCUIT




Fig.5-4 DI PIN EQUIVALENT CIRCUIT


6) I/O APPLICATION CIRCUIT

1. Pull down resistor is recommended.

When CS is "L" during power ON/OFF, error operating and writing is protected.

○ PULL DOWN RESISTER OF CS PIN

The pull down resistor is needed in order to prevent error operating and writing from happening. Decide the value of this resistor (R_{pd}) properly, considering VO_{HM} , IO_{HM} characteristics of controller.



$$R_{pd} \geq \frac{VO_{HM}}{IO_{HM}} \dots \textcircled{1}$$

$$VO_{HM} \geq VI_{HE} \dots \textcircled{2}$$

Example) When $V_{CC}=5V$, $VI_{HE}=2V$, $VO_{HM}=2.4V$, $IO_{HM}=2mA$, According to $\textcircled{1}$,

$$R_{pd} \geq \frac{2.4}{2 \times 10^{-3}}$$

$$\therefore R_{pd} \geq 1.2[k\Omega]$$

If the R_{pd} is under the conditions of the equation $\textcircled{1}$, VO_{HM} is 2.4V or more.

If the R_{pd} is under the conditions of the equation $\textcircled{2}$, $VI_{HE}(=2.0V)$ is VO_{HM} or less.

Fig.6-1 PULL DOWN RESISTER OF CS PIN

- VI_{HE} : VIH specification of EEPROM
- VO_{HM} : VOH specification of CONTROLLER
- IO_{HM} : IOH specification of CONTROLLER

2. DO may have either pull up and down.

DO is "High-Z" except output data and $R/\bar{B}$ status timing. If the controller make malfunction with state "High-Z", it is needed the pull up or down resistor to DO. If the state of DO pin do not affect it, the DO pin may be left "High-Z".

In case that the DO pin is no connection, if CS, SK and DI is high during DO states ready, the device recognize it as a start bit and cancel state ready. DO looks "H" by the pull up resistor of DO. (See Fig.6-2)




Fig.6-2 READY OUTPUT TIMING WHEN DO IS OPEN

OPULL UP/DOWN RESISTER OF DO PIN

Decide the value of this resistor (R_{pu}) properly, by considering V_{IH} , V_{IL} characteristics of a controller, which control the device and V_{OH} , I_{OH} , V_{OL} , I_{OL} characteristics of the device.




Fig.6-3 PULL UP RESISTER OF DO PIN

$$R_{pu} \geq \frac{V_{cc} - V_{OLE}}{I_{OLE}} \dots \textcircled{3}$$

$$V_{OLE} \leq V_{ILM} \dots \textcircled{4}$$

Example) When $V_{cc}=5V$, $V_{OLE}=0.4V$, $I_{OLE}=2.1mA$, $V_{ILM}=0.8V$, According to ③

$$R_{pu} \geq \frac{5 - 0.4}{2.1 \times 10^{-3}}$$

$$\therefore R_{pu} \geq 2.2[k\Omega]$$

If the R_{pu} is under the conditions of the equation ③, V_{OLE} is 0.4V or less.

If the R_{pu} is under the conditions of the equation ④, $V_{ILM}(=0.8V)$ is V_{OLE} or more.

• V_{OLE} : V_{OL} specification of EEPROM

• I_{OLE} : I_{OL} specification of EEPROM

• V_{ILM} : V_{IL} specification of CONTROLLER




Fig.6-4 PULL DOWN RESISTER OF DO PIN

$$R_{pd} \geq \frac{V_{OHE}}{I_{OHE}} \dots \textcircled{5}$$

$$V_{OHE} \geq V_{IHM} \dots \textcircled{6}$$

Example) When $V_{cc}=5V$, $V_{OHE}=V_{cc}-0.2V$, $I_{OHE}=0.1mA$, $V_{IHM}=V_{cc} \times 0.7V$, According to ⑤

$$R_{pd} \geq \frac{5 - 0.2}{0.1 \times 10^{-3}}$$

$$\therefore R_{pd} \geq 48[k\Omega]$$

If the R_{pu} is under the conditions of the equation ⑤, V_{OHE} is 2.4V or more.

If the R_{pu} is under the conditions of the equation ⑥, $V_{IHM}(=3.5V)$ is V_{OHE} or less.

• V_{OHE} : V_{OH} specification of EEPROM

• I_{OHE} : I_{OH} specification of EEPROM

• V_{IHM} : V_{IH} specification of CONTROLLER

7) DI/O PORT (TO CONNECT DI AND DO)

The device has DI and DO (independent each other). But they can be connected, then controlled by signal DI/O port. (1 port)




Fig.7-1 DI/O PORT TO CONNECT DI AND DO

OBUS CONNECTION BETWEEN CONTROLLER AND EEPROM (DO FEED BACK TO DI)

There are two timing that has bus conflict between DI/O output and DO.

(1) Half clock cycle for A0 (last address bit) in read mode. (See Fig.7-2)

DO outputs the dummy "0".

→ There are bus contention when A0="1" are inputted.




Fig.7-2 DI/O PORT TO CONNECT DI AND DO READ OPERATION

(2) CS="H" after program command. (See Fig.7-3)

DO outputs READY/BUSY signal, until start bit is inputted.

DO makes "High-Z" states by recognizing a start bit.

→When CS is brought high with controller output "L" from DI/O port during next command input, the device outputs ready signal from DO pin and makes a current overload.

In timing of (1), (2), to insert R between DI and DO will solve above problems.





Fig.7-3 DI/O PORT TO CONNECT DI AND DO DURING WRITE OPERATION

NOTE) In the case of (2), pay attention to the case below, please.

In the case of the device states ready and DI="H" and DI/DO="High-Z" or DI/DO="H", if controller output "H" to SK, the device may be recognized as start bit unintentional and occur malfunction. Keep SK="L" during DO output READY, please.

OR

Bring CS "L" within 4 clock cycle after READY/BUSY signal turn to "H", please. (See Fig.7-4)



Because of DI="H",
SK input need to be "L"
when CS is brought high

Fig.7-4 RECOMMENDED TIMING
DURING DO OUTPUTS READY

VALUE OF RESISTER

"R" is current limit resistor during conflict on the bus. The current overload may cause noises on the power line and instantaneous power down.

The following conditions must be met, where "I" is the maximum permissible current. The maximum permissible current depends on Vcc line impedance and so on.

Value of "R" need to be decided to meet VIH/VIL specification of EEPROM even if there are some leakage current. The insert on "R" does not make any problem for function.

(1) When the device receives DI="1"(A0="1") and outputs DO="0"(dummy="0")

(CONTROLLER "H" OUTPUT, EEPROM: DO="L" OUTPUT, DI="H" INPUT)

- IOHM needs to be less than 10mA for EEPROM.
- VOHM needs to be less than VIHE as following.




Fig.7-5 DI/O PORT TO CONNECT DI AND DO
(CONTROLLER "H" OUTPUT,
EEPROM "L" OUTPUT)

- VI_{HE} : VIH specification of EEPROM
- VO_{LE} : VOL specification of EEPROM
- VO_{HM} : VOH specification of CONTROLLER
- IO_{HM} : IOH specification of CONTROLLER

(2) When DO state is "H"(READY)

(CONTROLLER "L" OUTPUT, EEPROM: DO="H" OUTPUT, DI="L" INPUT)

- VOLM needs to be less than VILE as following.




Fig.7-6 DI/O PORT TO CONNECT DI AND DO
(CONTROLLER "L" OUTPUT,
EEPROM "H" OUTPUT)

- $VILE$: VIL specification of EEPROM
- VO_{HE} : VOH specification of EEPROM
- $VOLM$: VOL specification of CONTROLLER
- IO_{LM} : IOL specification of CONTROLLER

Example) When $V_{cc}=5V$, $V_{OHM}=5V$, $I_{OHM}=0.4mA$, $V_{OLM}=5V$, $I_{OLM}=0.4mA$,
According to ⑦,

$$R \geq \frac{V_{OHM}}{I_{OHM}}$$

$$R \geq \frac{5}{0.4 \times 10^{-3}}$$

$$\therefore R \geq 12.5[k\Omega] \quad \dots \textcircled{9}$$

According to ⑧,

$$R \geq \frac{V_{cc}-V_{OLM}}{I_{OLM}}$$

$$R \geq \frac{5-0.4}{2.1 \times 10^{-3}}$$

$$\therefore R \geq 2.2[k\Omega] \quad \dots \textcircled{10}$$

According to ⑨,⑩

$$\therefore R \geq 12.5[k\Omega]$$

8) SPECIAL CHARACTERISTICS

The following characteristics data are typical value.

