									ı	REV	SIO	NS													
LTR					 	DE	SCF	HPTK	Ж								D	ATE	YR-M	O-DA	,	APF	ROV	ED	
LTR						DE	ESCR	МРТК	DDN								D	ATE	YR-M	O-DA		APP			
REV																									
SHEE	т		H																						
REV			H															_		<u> </u>	_				
SHEE	ī																		_	<u> </u>	_	_			\vdash
REV S	STATUS	T	RE	٧														_	_	_	<u> </u>	_			
	HEETS	T	SI	EET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
РМІС	N/A				Greg. a. Pit							DEI	FENS	E EL	ECTI YTO	RONI N, OI	CS S HIO 4	UPP 15444	LY CI	ENTE	R				
STANDARDIZED MILITARY DRAWING CHECKED BY APPROVED BY APPROVED BY APPROVED BY APPROVED BY					+	MICR HAND	OCI LER	RCUI , MO	TS,	DIG [THI	ITAL C S	., B	I POI ON	AR,	INT	ERRU	IPT								
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE 10 JUNE 1988					SIZE			672				59	62-	88	866	6									
DEP	ARTMEN	T OF	DEFE	ENSE	RE	VISION LEVEL						SH	ET		1		OF		2	0					

* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911 5962-E933

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE							
1.1 Scope. This drawing describes device with 1.2.1 of MIL-STD-883, "Provisions for non-JAN devices".	e requirements the use of MIL-	for class B micr -STD-883 in conju	ocircuits in accordance nction with compliant				
1.2 Part number. The complete part numb	er shall be as	shown in the fol	lowing example:				
5962-88666 01		9	X				
Drawing number Device (1.2.)		ase outline (1.2.2)	Lead finish per MIL-M-38510				
1.2.1 Device type. The device type shall	l identify the	circuit function	as follows:				
Device type Gener	ric number		Circuit function				
01	8155		Interrupt handler				
1.2.2 <u>Case outline</u> . The case outline st	nall be as desig	gnated in appendi	x C of MIL-M-38510, and as				
Outline letter		Case outlin	<u>e</u>				
Q	D-5 (40-lead, 2 package	2.096" x .620" x	.225"), dual-in-line				
1.3 Absolute maximum ratings.							
Supply voltage range Input voltage Voltage applied to output in off-state Storage temperature range Maximum power dissipation (P_D) $1/$ - Lead temperature (soldering, 5 second Junction temperature (T_J) Thermal resistance, junction to case		-0.5 V dc to -0.5 V dc to -65°C to +150	+5.5 V dc				
1.4 Recommended operating conditions.							
Supply voltage range: (V _{CC})		_3 NA					
$ extstyle{1/-M}$ ust withstand the added P $_{ extstyle{D}}$ due to short circuit test; e.g., $ extstyle{I}_{ extstyle{OS}}$.							
STANDARDIZED	SIZE		5962-88666				
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	Α	REVISION LEVEL	SHEET 2				
DECC FORM 1038		,					

± U. B. GOVERNMENT PRINTING OFFICE: 1988—549-9

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-88666

REVISION LEVEL
SHEET 3

DESC FORM 193A SEP 87 ☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

		Conditions	1	Limi	ts	Γ
Test	Symbol	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Group A subgroups 		Max	Uni
Supply voltage	V _{CC}	 		4.5	 5.5 	٧
Supply voltage	V _{BB}			1.35	1.65	٧
V _{CC} supply current	Icc	V _{CC} = 5.5 V	1,2,3		100	mA
V _{BB} supply current	IBB	V _{BB} = 1.65 V	1,2,3		200	mA
Input low current	IIL	V _{IL} = 0.4 V, V _{CC} = 5.5 V, V _{BB} = 1.65 V	1,2,3		-20	μА
Input high current	IIH	V _{IH} = 2.7 V, V _{CC} = 5.5 V, V _{BB} = 1.65 V	1,2,3		20	μА
Short circuit output current except LDTACKN (0.C.)	108	$V_{CC} = 5.5 \text{ V}, V_{OUT} = 0 \text{ V}$	1,2,3	-15	-100	mA
Output low voltage	V _{OL}	$I_{OL} = 8 \text{ mA},$ $V_{CC} = 4.5 \text{ V}, V_{BB} = 1.35 \text{ V}$	1,2,3	 	0.6	٧
Output high voltage except LDTACKN (O.C.)	v _{OH}	I _{OH} = -3 mA, V _{CC} = 4.5 V, V _{BB} = 1.35 V	1,2,3	2.5	 	٧
Input leakage current	III	V _{CC} = 5.5 V, V _I = 5.5 V	1,2,3		100	μА
Open collector leakage LDTACKN	ICEX	$V_{CC} = 4.5 \text{ V}, V_0 = 4.5 \text{ V}$	1,2,3		100	μA
Input clamp voltage	VIC	V _{CC} = 4.5 V, I _{IC} = -10 mA	1,2,3		-1.5	γ
Input low voltage	V _{IL}		1,2,3		0.8	٧
Input high voltage	IVIH		1,2,3	2.0	·	٧
functional tests	!	See 4.3.1c	7,8	İ	i I	
ee footnotes at end of table	ī.			-	<u>- · · · · · · · · · · · · · · · · · · ·</u>	
STANDARDIZED		SIZE A	596	52-8866	56	
MILITARY DRAWIN DEFENSE ELECTRONICS SUPPLY		REVISION LEVE	<u> </u>			

			Cond	itions		0	Limit	s	Unit
Test	Symbol	1	$55^{\circ}C \leq T_{C}$ $V_{CC} = 5$ less other	.Ծ V ±	10%	Group A subgroups	Min	Max	Unit
t/WN to CSDSN low set-up	t _{RWS}	 Regi 	ster read	, see	figure 3	9,10,11	5	 	ns
ACKDSN high to CSDSN low set-up time	tIAKS	 				9,10,11	42		ns
Al-A3 valid to CSDSN low set-up time	t _{ADRS}	T 				9,10,11	29		ns
CSDSN low to DO-D7 set-up time	t _{DTV}					9,10,11		164	ns
CSDSN low to LDTACKN low read access time	tACCR	T 				9,10,11		 2CLK +175	ns
CSDSN high to R/WN high hold time	tRWH	<u> </u>				9,10,11	16		ns
CSDSN high to A1-A3 valid hold time	t _{ADRH}	 				9,10,11	6		ns
CSDSN high to DO-D7 valid hold time	t _{DTH}	[9,10,11	34	104	ns
CSDSN high to DO-D7 three state 3/	tTST	T 				9,10,11	34	104	ns
CSDSN high to LDTACKN high time	tack	T - -				9,10,11	15	56	ns
CSDSN high time	tcsH	Ţ				9,10,11	42	<u> </u>	ns
LDTACKN low to CSDSN high	t _{DTCS}	†				9,10,11	18		ns
R/WN low to CSDSN low set-up time	t _{RWS2}	Reg	jister wri	te, se	e figure 4	9,10,11	5		ns
See footnotes at end of table	I.	-							
STANDARDIZED			SIZE A				5962-8	8666	
MILITARY DRAW		R			REVISION LEVI	EL	SHE	т ₅	

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

Test	 Symbol	Conditions -55°C < T _C < +125°C 1/	Group A	Limi	 Unit	
		V _{CC} = 5.0 V ±10% unless otherwise specified	subgroups	Min	Max	Unit
IACKDSN high to CSDSN low set-up time	tiaks	Register write, see figure 4	9,10,11	42		l ns
A1-A3 valid to CSDSN low set-up time	 t _{adrs}		9,10,11	29		ns
DO-D7 valid to CSDSN set-up time	t _{DS}		9,10,11	0		ns
CSDSN low to LDTACKN low write access time	taccw		9,10,11	CLK +33	2CLK +175	ns
CSDSN high to R/WN low hold time	t _{RWH2}		9,10,11	16		ns
CSDSN high to A1-A3 valid hold time	t _{adrh}		9,10,11	6		ns
CSDSN high to DO-D7 valid hold time	¢DH		9,10,11	0		ns
CSDSN high to LDTACKN high time	^t ack	_	9,10,11	15	56	ns
CSDSN high time	^t CSH	-	9,10,11	42		ns
LDTACKN low to CSDSN high time	^t dtcs	<u>-</u>	9,10,11	18		ns
CSDSN high to IACKDSN low set-up time	tcss	Vector mode, see figure 5	9,10,11	42		ns
IACKDSN low to LIACKN low propagation time	tpDL	-	9,10,11	CLK +33	2CLK +175	ns
IACKDSN low to DO-D7 vector valid	t _{DAV}		9,10,11	j 	189	ns
See footnotes at end of table I	•				•	
STANDARDIZED MILITARY DRAWING	3	SIZE A	59	62-886	66	
DEFENSE ELECTRONICS SUPPLY (REVISION LEVEL	T	HEET	6	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

	1	Conditions	Cuesus A	Limit	s	Unit
Test	Symbol 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Group A subgroups	Min	Max	
ACKDSN low to LDTACKN low (vector access time)	taccv	Vector mode, see figure 5	9,10,11	CLK +33	2CLK +175	ns
ACKDSN high time	tIKH		9,10,11	42		ns
ACKDSN high to DO-D7 valid hold time	t _{DAH}		9,10,11	34	104	ns
ACKDSN high to DO-D7 three state 4/	tTRST	 	9,10,11	34	104	ns
IACKDSN high to LDTACKN high	tIKDT	 	9,10,11	15	56	ns
IACKDSN high to LDTACKN high propagation delay	t _{PDH}		9,10,11	15	56	ns
LDTACKN low to IACKDSN high time	t _{DTIK}		9,10,11	18	 	l ns
A1-A3 valid to IACKDSN low set-up time	tadrs		9,10,11	29	<u> </u> 	ns
IACKDSN high to A1-A3 valid hold time	t _{ADH}		9,10,11	6		ns
CSDSN high to IACKDSN low set-up time	tcss	See figure 6	9,10,11	42	<u> </u>	ns
IACKDSN low to LIACKN low propagation time delay	tppL		9,10,11	CLK +33		
IACKDSN high time	t _{IKH}		9,10,11	42	<u> </u>	ns
IACKDSN high to LIACKN high propagation delay	t _{PDH}		9,10,11	15	56	ns
See footnotes at end of tabl	e I.					
STANDARDIZED MILITARY DRAW		SIZE A		5962-8	8666	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

						
Test	Symbol	Conditions $\begin{array}{cccccccccccccccccccccccccccccccccccc$	 Group A subgroups 	Limi Min		Unit
A1-A3 valid to IACKDSN low set-up time	t _{ADS}	See figure 6 	9,10,11	29		ns
IACKDSN high to A1-A3 valid hold time	t _{ADH}		9,10,11	6		ns
CSDSN high IACKDSN low set-up time	tcss	Bus interrupt acknowledge, see figure 7	9,10,11	42		ns
IACKDSN low to BIACKN low propagation delay	t _{PDL2}		9,10,11	CLK +33		ns
IACKDSN high time	t _{IKH}		9,10,11	42		ns
IACKDSN high to BIACKN high propagation delay	t _{PDH2}	T 	9,10,11	15	56	ns
A1-A3 valid to IACKDSN low set-up time	t _{ADS}		9,10,11	29		ns
IACKDSN high to A1-A3 hold time	t _{ADH}		9,10,11	6		ns
RESETN low time	t _{RST}	See figure 8	9,10,11	31	İ	ns
Clock period	t _{CKPD}	Clock timing, see figure 9	9,10,11	100		ns
Clock high	t _{CKH}		9,10,11	45		ns
Clock low	tCKL	•	9,10,11	35		ns
SDSN low to CLK high set-up time	tcssu	-	9,10,11	45		ns

^{1/} All voltages measurements are reference to ground (GND). For testing, all inputs swing between 0.4 V and 2.4 V with a transition time of < 3 ns maximum and output voltages are checked at 1.5 V. 2/ At anytime, no more than one output should be connected to ground. 3/ trst is always greater than or equal to tpth. 4/ trst is always greater than or equal to tph.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88666		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	8

★ U. S. GOVERNMENT PRINTING OFFICE: 1988---549-904

Case	9
Terminal Number	Terminal Symbol
I	V _{BB}
<u> </u>	TRQ3N
3	IRQ4N
4	IRQ5N
5	IRQ6N
6	IRQ/N
7	י סע
8	01
9	02
10	03
11	D4
12	D5
13	D6
14	07
15	LDTACKN
16	IACKDSN
17	LIACKN
18	AI
19	A2
20	GND

Case C	(con't)	
Terminal	Terminal	
Number	Symbol	
21	V _{BB}	
22	A3	
23	IPLON	
24	IPLIN	
25	IPL2N	
26	BIACKN	
27	LRQIN	
28	LRQ2N	
29	LRQ3N	
30	LRQ4N	
31	V _{CC}	•
32	LRQ5N	•
33	LRQGN	•
34	RESETN	-
35	R/WN	-
36	NMIN	-
37	CLK	ŗ
38	CSDSN	ŗ
39	IRQIN	ŗ
40	IRQZN	ļ
1		÷


FIGURE 1. Terminal connections.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE 5962-88666

REVISION LEVEL SHEET 9


DESC FORM 193A SEP 87 会U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-66913





☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




Powered by ICminer.com Electronic-Library Service CopyRight 2003









☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-66913

- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 functional testing shall include verification of the functionality of the device. These tests form a part of the vendor's test tape and shall be maintained and available from the approved sources of supply.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88666		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 1	7

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

TABLE II.	Electrical i	test	requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I) 1/, 2/
Interim electrical parameters (method 5004)	1
 Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
Group A test requirements (method 5005)	1,2,3,7,8,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

1/ (*) PDA applies to subgroup 1.

Any subgroup at the same temperature may be combined using a multifunction tester.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED SIZE 5962-88666 Α MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 18

DESC FORM 193A SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

6.4	Pin	descri	ptions.

. Mnemonic	Pin No.	Type	Name and function
VBB	1,21	I	Supply Voltage: Supply voltage for internal gates.
IRQ1N-IRQ7N	39,40, 2-6	I	Bus Interrupt Request: Active low inputs for bus generated interrupts.
DO-D7	7-14	1/0	Bus Data: Three-state local data bus.
LDTACKN	15	0	Local Data Transfer Acknowledge: Active low, open collector output, indicates that valid data is available on the local data bus during interrupt acknowledge cycle or data transfer cycle.
IACKDSN	16	I	Interrupt Acknowledge: Active low interrupt acknowledge input from the local master. This signal must be qualified by the local master's data strobe prior to input.
LIACKN	17	0	Local Interrupt Acknowledge: Active low interrupt acknowledge totem pole output to the local interrupting devices.
A1-A3	18,19,22	I	Address Lines: Address inputs from local master.
GND	20	I	Ground
IPLON-IPL2N	23-25	0	Interrupt Priority Level: Active low totem pole outputs to the local master. The priority level of the interrupt request is encoded on these outputs.
BIACKN	26	0	Bus Interrupt Acknowledge: Active low interrupt acknowledge totem-pole outputs to the system bus.
LRQ1N-LRQ6N	27-30,32, 33	I I	Local Interrupt Request: User can define the active state of these outputs.
ν _{CC}	31	I	Supply Voltage: +5V power supply.
RESETN	34	I	Reset: Active low input reset.
R/WN	35 	I	Read/Write: This signal specifies the data transfer cycle to be either read or write.
NMIN	36 	I	Non-Maskable Interrupt: Active low highest priority interrupt.
CLK	37	I	Clock: Clock input (typically CPU clock).
CSDSN	 38 	I I I	Chip Select: Active low chip select input for register I/O. This input must be qualified by the local master's data strobe prior to input.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88666
		REVISION LEVEL	SHEET 19

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor	Vendor	Replacement
	CAGE	similar part	military specification
	number	number 1/	part number
5962-8866601QX	18324	68155/BQA	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

18324

Vendor name and address

Signetics Corporation 4130 South Market Court Sacramento, CA 95834

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1967—549-096

011238 -_ _