



Integrated Device Technology, Inc.

FAST CMOS 32-BIT BUFFER/LINE DRIVER AND BIDIRECTIONAL TRANSCEIVER MODULES

IDT7MP9244T/AT/CT
IDT7MP9245T/AT/CT

FEATURES:

- High density 32-bit FCT Logic modules
- Equivalent to FAST™ speed and drive
- Low profile module 75-pin ZIP (Zig-zag In-line vertical Package)
- Uses 70 mil pitch leads for maximum density
- Surface mount components on a multilayer epoxy laminate (FR-4) substrate
- True TTL input and output compatible
 - $V_{OH} = 3.3V$ (typ.)
 - $V_{OL} = 0.3V$ (typ.)
 - $I_{OL} = 64mA$
- CMOS power levels (10mW typ. static)
- Single 5V ($\pm 5\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity



DESCRIPTION:

The IDT7MP9244T/AT/CT and IDT7MP9245T/AT/CT logic modules are designed to be employed as 32-bit memory and address drivers, clock drivers and bus-oriented transmitter/receivers which require maximum board packing density. The IDT FCT logic components are built using advanced CEMOS™, a dual metal CMOS technology.

The IDT7MP9244T/AT/CT has byte output enable control and the IDT7MP9245T/AT/CT has word output enable and transmit/receive control.

The IDT7MP9244T/AT/CT and IDT7MP9245T/AT/CT are packaged in a 75 pin ZIP (Zig-zag In-line vertical Package) module offering the optimum in packing density. The dual row (70 mil lead pitch) vertical configuration allows 75 pins to be placed on a package 2.65 inches long, 510 mils tall and only 180 mils thick, resulting in a three-fold density improvement over an equivalent monolithic through-hole implementation.

FUNCTIONAL BLOCK DIAGRAMS



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

COMMERCIAL TEMPERATURE RANGE

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-7000/2

1

7-43-1

PIN CONFIGURATION

IDT7MP9244

DI0	1	2	DO0
DI1	3	4	DO1
DI2	5	6	DO2
DI3	7	8	DO3
DI4	9	10	DO4
DI5	11	12	DO5
DI6	13	14	DO6
DI7	15	16	DO7
GND	17	18	OE1
OE2	19	20	GND
DI8	21	22	DO8
DI9	23	24	DO9
DI10	25	26	DO10
DI11	27	28	DO11
DI12	29	30	DO12
DI13	31	32	DO13
DI14	33	34	DO14
DI15	35	36	DO15
VCC	37	38	VCC
DI16	39	40	DO16
DI17	41	42	DO17
DI18	43	44	DO18
DI19	45	46	DO19
DI20	47	48	DO20
DI21	49	50	DO21
DI22	51	52	DO22
DI23	53	54	DO23
GND	55	56	OE3
OE4	57	58	GND
DI24	59	60	DO24
DI25	61	62	DO25
DI26	63	64	DO26
DI27	65	66	DO27
DI28	67	68	DO28
DI29	69	70	DO29
DI30	71	72	DO30
DI31	73	74	DO31
NC	75		

ZIP
TOP VIEW

2836 drw 03

IDT7MP9245

I/O0A	1	2	I/O0B
I/O1A	3	4	I/O1B
I/O2A	5	6	I/O2B
I/O3A	7	8	I/O3B
I/O4A	9	10	I/O4B
I/O5A	11	12	I/O5B
I/O6A	13	14	I/O6B
I/O7A	15	16	I/O7B
GND	17	18	T/R1
OE1	19	20	GND
I/O8A	21	22	DO8B
I/O9A	23	24	DO9B
I/O10A	25	26	DO10B
I/O11A	27	28	DO11B
I/O12A	29	30	DO12B
I/O13A	31	32	DO13B
I/O14A	33	34	DO14B
I/O15A	35	36	I/O15B
VCC	37	38	VCC
I/O16A	39	40	I/O16B
I/O17A	41	42	I/O17B
I/O18A	43	44	I/O18B
I/O19A	45	46	I/O19B
I/O20A	47	48	I/O20B
I/O21A	49	50	I/O21B
I/O22A	51	52	I/O22B
I/O23A	53	54	I/O23B
GND	55	56	T/R2
OE2	57	58	GND
I/O24A	59	60	I/O24B
I/O25A	61	62	I/O25B
I/O26A	63	64	I/O26B
I/O27A	65	66	I/O27B
I/O28A	67	68	I/O28B
I/O29A	69	70	I/O29B
I/O30A	71	72	I/O30B
I/O31A	73	74	I/O31B
NC	75		

ZIP
TOP VIEW

2836 drw 04

PIN DESCRIPTION - 7MP9244

Pin Names	Description
OE1- OE4	3-State Output Enable Inputs (Active LOW)
DI0-31	Inputs
DO0-31	Outputs

2836 tbl 01

PIN DESCRIPTION - 7MP9245

Pin Names	Description
OE1, OE2	3-State Output Enable Inputs (Active LOW)
T/R1, T/R2	Transmit/Receive Inputs
I/O0A-31A	Side A Inputs or 3-State Outputs
I/O0B-31B	Side B Inputs or 3-State Outputs

2836 tbl 02

7-43-2

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC}	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current	120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Input and V_{CC} terminals only.
- Outputs and I/O terminals only.

FUNCTION TABLE⁽¹⁾

7MP9244			7MP9245		
Inputs		Outputs	Inputs		Outputs
$\overline{OE}$	D	O	$\overline{OE}$	T/ $\overline{R}$	
L	L	L	L	L	Bus I/OB Data to Bus I/OA
L	H	H	L	H	Bus I/OB Data to Bus I/OA
H	X	Z	H	X	High-Z State

NOTE:

- H = High Voltage Level
X = Don't Care
L = Low Voltage Level
Z = High Impedance

2836 tbi 04

CAPACITANCE (T_A = +25°C, F = 1.0MHZ)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IO}	Input Capacitance (I/O)	V _{IN} = 0V	15	pF
C _{CTRL}	Input Capacitance ($\overline{OE}$, T/ $\overline{R}$)	V _{IN} = 0V	30	pF

NOTE:

- This parameter is guaranteed by design but not tested.

2836 tbi 05

DC ELECTRICAL CHARACTERISTICS⁽⁴⁾

(T_A = 0°C TO +70°C, V_{CC} = 5.0V ± 5%)

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max. V _I = 2.7V	Except I/O Pins	—	—	5	μA
I _{IL}	Input LOW Current	V _{CC} = Max. V _I = 0.5V	Except I/O Pins	—	—	-5	μA
I _{OZH}	High Impedance Output Current	V _{CC} = Max.	V _O = 2.7V	—	—	10	μA
I _{OZL}			V _O = 0.5V	—	—	-10	μA
I _I	Input HIGH Current	V _{CC} = Max., V _I = V _{CC} (Max.)		—	—	20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND		-60	-120	-225	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA	2.4	3.3	—	V
			I _{OH} = -15mA	2.0	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 64mA	—	0.3	0.55	V
V _H	Input Hysteresis	—		—	200	—	mV
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}		—	2.0	6.0	mA

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

2836 tbi 06

7

POWER SUPPLY CHARACTERISTICS⁽⁷⁾

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = T/\overline{R} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ^(5, 6)	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = T/\overline{R} = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.5	8.5	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	3.8	9.5	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE} = T/\overline{R} = \text{GND}$ 32 Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	12.8	26.0	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	20.8	58.0	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$

$I_{CC} = \text{Quiescent Current}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$

$D_H = \text{Duty Cycle for TTL Inputs High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$

$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$

$f_i = \text{Input Frequency}$

$N_i = \text{Number of Inputs at } f_i$

All currents are in milliamps and all frequencies are in megahertz.

7. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

2836 tbl 07

7-13-4

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9244⁽¹⁾

Symbol	Parameter	Condition ⁽²⁾	7MP9244T		7MP9244AT		7MP9244CT		Unit
			Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	
tPLH tPHL	Propagation Delay DN to ON	CL = 50pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	ns
tPZH tPZL	Output Enable Time		1.5	8.0	1.5	6.2	1.5	5.8	ns
TPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	5.6	1.5	5.2	ns


- NOTES:** 2836 tbl 08
- Specifications given are for the IDT74FCT244-T components used on the IDT7MP9244. Functional testing is performed on the IDT7M9244 module; switching characteristics for this module is guaranteed by design but not tested.
 - See test circuit and wave forms.
 - Minimum limits are guaranteed but not tested on Propagation Delays.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9245⁽¹⁾

Symbol	Parameter	Condition ⁽²⁾	7MP9245T		7MP9245AT		7MP9245CT		Unit
			Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	
tPLH tPHL	Propagation Delay I/OA to I/OB, I/OB to I/OA	CL = 50pF RL = 500Ω	1.5	7.0	1.5	4.6	1.5	4.1	ns
tPZH tPZL	Output Enable Time OE to I/OA or I/OB		1.5	9.5	1.5	6.2	1.5	5.8	ns
TPZH tPZL	Output Disable Time OE to I/OA or I/OB		1.5	7.5	1.5	5.0	1.5	4.8	ns
tPZH tPZL	Output Enable Time T/R to I/OA or I/OB		1.5	9.5	1.5	6.2	1.5	5.8	ns
TPHZ tPLZ	Output Disable Time T/R to I/OA or I/OB		1.5	7.5	1.5	5.0	1.5	4.8	ns

- NOTES:** 2836 tbl 09
- Specifications given are for the IDT74FCT245-T components used on the IDT7MP9245. Functional testing is performed on the IDT7M9245 module; switching characteristics for this module is guaranteed by design but not tested.
 - See test circuit and wave forms.
 - Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS (FOR ALL OUTPUTS)



2836 drw 05

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


DEFINITIONS:

CL = Load capacitance; includes jig and probe capacitance.

RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.


2836 tbl 10

SET-UP, HOLD AND RELEASE TIMES




2836 drw 06

PULSE WIDTH




2836 drw 08

PROPAGATION DELAY



2836 drw 07

ENABLE AND DISABLE TIMES




NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_0 \leq 50\Omega$; $t_r \leq 2.5$ ns; $t_n \leq 2.5$ ns.

2836 drw 09

7-436

PACKAGE DIMENSIONS



2836 drw 10