

VERY LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

IDT71V256SL

FEATURES

- Ideal for high-performance processor secondary cache, notebook/sub-notebook cache, and other battery-operated applications
 - · Fast access times:
 - 15ns
- · Very low standby current (maximums):
 - 3.0mA standby
 - 500uA full standby
- · Small packages for space-efficient layouts:
 - 28-pin 300 mil SOJ
 - 28-pin 300 mil plastic DIP
 - 28-pin TSOP Type I
- Ideal configuration for large cache sizes, with minimum space and minimum power:
 - 32K x 8
- Produced with advanced high-performance CMOS technology
- · Inputs and outputs are LVTTL-compatible
- Single 3.3V(±0.3V) power supply

DESCRIPTION


The IDT71V256SL is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT71V256SL has outstanding low power characteristics while at the same time maintaining very high performance. Address access time of 15ns is ideal for 3.3V secondary cache designs in both 3.3V desktop and notebook designs. Portable communications and test equipment also benefit from these fast speeds and low power.

When power management logic puts the IDT71V256SL in standby mode, its very low power characteristics contribute to extended battery life. By taking $\overline{\text{CS}}$ HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as $\overline{\text{CS}}$ remains HIGH. Furthermore, under full standby mode ($\overline{\text{CS}}$ at CMOS level, f=0), power consumption is guaranteed to always be less-than 1.65mW and typically will be much smaller.

The IDT71V256SL is packaged in 28-pin 300 mil SOJ, 28-pin 300 mil plastic DIP, and 28-pin 300mil TSOP Type I packaging which helps the designer attain the stringent space goals typical of notebooks, sub-notebooks, and battery-operated portable equipment.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

MAY 1994


(c) 1994 Integrated Device Technology Inc


9.2

DSC 1125/-

■ 4825771 0015185 15T ■

PIN CONFIGURATIONS





TSOP **TOP VIEW**

PIN DESCRIPTIONS

Name	Description	
A0-A14	Addresses	
I/O0-I/O7	Data Input/Output	
CS	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
GND	Ground	
Vcc	Power	

3012 tbl 01

TRUTH TABLE(1)

WE	<u>cs</u>	ŌĒ	1/0	Function
Х	Н	Х	Hıgh-Z	Standby (ISB)
Х	VHC	Х	High-Z	Standby (ISB1)
Н	F	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	Din	Write

1 H = VIH, L = VIL, X = Don't Care

NOTE:

3012 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0 5 to +4 6	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0 5 to VCC+0 5	٧
TA	Operating Temperature	0 to +70	°С
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1 0	W
lout	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals only
- 3 Input, Output, and I/O terminals, 4 6V maximum

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

١	Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
ı	CIN	Input Capacitance	VIN = 3dV	5	рF
ı	Соит	Output Capacitance	Vout = 3dV	7	рF

NOTE:

1 This parameter is determined by device characterization, but is not production tested

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	VO	$33V \pm 03V$

3012 tbl 05

3012 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	30	33	36	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	20	_	Vcc+03	٧
VIL	Input Low Voltage	-0 5 ⁽¹⁾	_	08	٧

NOTE:

3012 tbl 06 1 VIL (min) = -1 0V for pulse width less than 5ns, once per cycle

9.2

DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 3.3V \pm 0.3V, VLC = 0.2V, VHC = VCC - 0.2V)$

Symbol	Parameter	71V256SL15 Com'l.	Unit
lcc	Dynamic Operating Current $\overline{CS} \le VIL$, Outputs Open, $Vcc = Max$, $f = fmax^{(2)}$	80	mA
ISB	Standby Power Supply Current (TTL Level) CS = VIH, VCC = Max, Outputs Open, f = fMAX ⁽²⁾	3	mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, VCC = Max , f = 0	0 5	mA

NOTES:

- 1 All values are maximum guaranteed values
- 2 $f_{MAX} = 1/f_{RC}$, only address inputs cycling at fmax, f = 0 means that no inputs are cycling

3012 tbl 07

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 3.3V \pm 0.3V$

			IC	IDT71V256SL		
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
IIII .	Input Leakage Current	Vcc = Max , Vin = GND to Vcc		_	2	μА
luo	Output Leakage Current	Vcc = Max , CS = Vih, Vout = GND to Vcc	_	_	2	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min	_		0 4	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min	24			٧

3012 tbl 09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3 0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1 5V
Output Reference Levels	1 5V
AC Test Load	See Figures 1 and 2

3012 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toHz, toHz)

*Includes scope and jig capacitances

9.2

4

4825771 0015187 T22 📟


AC ELECTRICAL CHARACTERISTICS (Vcc = 3.3V ± 0.3V, Commercial Ranges)

		71V256SL15		
Symbol	Parameter	Min.	Max.	Unit
Read C	ycle			
trc	Read Cycle Time	15		ns
taa	Address Access Time	_	15	ns
tacs	Chip Select Access Time	_	15	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	5		ns
tcHZ ⁽¹⁾	Chip Select to Output in High-Z	0	9	ns
toe	Output Enable to Output Valid		7	ns
tolz(1)	Output Enable to Output in Low-Z	3		пѕ
tonz ⁽¹⁾	Output Disable to Output in High-Z	2	7	ns
tон	Output Hold from Address Change	3	_	ns
Write C	ycle			
twc	Write Cycle Time	15	_	ns
taw	Address Valid to End-of-Write	10	_	ns
tcw	Chip Select to End-of-Write	10		ns
tas	Address Set-up Time	0		ns
twe	Write Pulse Width	10		ns
twn	Write Recovery Time	0	_	ns
tow	Data to Write Time Overlap	7	_	ns
tDH	Data Hold from Write Time	0		ns
tow ⁽¹⁾	Output Active from End-of-Write	4	_	пѕ
twHz ⁽¹⁾	Write Enable to Output in High-Z	1	9	ns

NOTE:

3012 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



NOTES:

- 1 WE is HIGH for Read cycle
- 2 Transition is measured ±200mV from steady state


9.2

4


4825771 0015188 969

¹ This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1 WE is HIGH for Read cycle
- 2. Device is continuously selected, CS is LOW.
- Address valid prior to or coincident with CS transition LOW
- 4. OE is LOW
- 5. Transition is measured ±200mV from steady state

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 5, 7)}$




NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2 A write occurs during the overlap of a LOW CS and a LOW WE.
- 3 twn is measured from the earlier of \(\overline{CS}\) or \(\overline{WE}\) going HIGH to the end of the write cycle
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state
- Transition is measured ±200mV from steady state
- 7. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (twHZ + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp

9.2

4825771 0015189 8T5


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 4)



NOTES:

- 1. WE or CS must be HIGH during all address transitions
- 2 A write occurs during the overlap of a LOW CS and a LOW WE
- two is measured from the earlier of CS or WE going HIGH to the end of the write cycle
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state
- If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twitz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified two

ORDERING INFORMATION



3012 drw 11