



Integrated Device Technology, Inc.

VERY LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

IDT71V256SL

FEATURES

- Ideal for high-performance processor secondary cache, notebook/sub-notebook cache, and other battery-operated applications
- Fast access times:
 - 15ns
- Very low standby current (maximums):
 - 3.0mA standby
 - 500uA full standby
- Small packages for space-efficient layouts:
 - 28-pin 300 mil SOJ
 - 28-pin 300 mil plastic DIP
 - 28-pin TSOP Type I
- Ideal configuration for large cache sizes, with minimum space and minimum power:
 - 32K x 8
- Produced with advanced high-performance CMOS technology
- Inputs and outputs are LVTTTL-compatible
- Single 3.3V($\pm 0.3V$) power supply

DESCRIPTION


The IDT71V256SL is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT71V256SL has outstanding low power characteristics while at the same time maintaining very high performance. Address access time of 15ns is ideal for 3.3V secondary cache designs in both 3.3V desktop and notebook designs. Portable communications and test equipment also benefit from these fast speeds and low power.

When power management logic puts the IDT71V256SL in standby mode, its very low power characteristics contribute to extended battery life. By taking \overline{CS} HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as \overline{CS} remains HIGH. Furthermore, under full standby mode (\overline{CS} at CMOS level, $f=0$), power consumption is guaranteed to always be less than 1.65mW and typically will be much smaller.

The IDT71V256SL is packaged in 28-pin 300 mil SOJ, 28-pin 300 mil plastic DIP, and 28-pin 300mil TSOP Type I packaging which helps the designer attain the stringent space goals typical of notebooks, sub-notebooks, and battery-operated portable equipment.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

MAY 1994

©1994 Integrated Device Technology, Inc.


9.2

DSC 1125-


1

4825771 0015185 15T

PIN CONFIGURATIONS



DIP/SOJ
TOP VIEW



TSOP
TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0–A14	Addresses
I/O0–I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
OE	Output Enable
GND	Ground
Vcc	Power

TRUTH TABLE⁽¹⁾

WE	CS	OE	I/O	Function
X	H	X	High-Z	Standby (ISB)
X	V _{HC}	X	High-Z	Standby (ISB1)
H	L	H	High-Z	Output Disable
H	L	L	DOUT	Read
L	L	X	DIN	Write

NOTE:
1 H = V_{IH}, L = V_{IL}, X = Don't Care

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	–55 to +125	°C
T _{STG}	Storage Temperature	–55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTES:

1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2 V_{CC} terminals only

3 Input, Output, and I/O terminals, 4.6V maximum

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

1 This parameter is determined by device characterization, but is not production tested

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	–0.5 ⁽¹⁾	—	0.8	V

NOTE:

1 V_{IL} (min) = –1.0V for pulse width less than 5ns, once per cycle

DC ELECTRICAL CHARACTERISTICS^(1, 2)

($V_{CC} = 3.3V \pm 0.3V$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	71V256SL15	Unit
		Com'l.	
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, $V_{CC} = \text{Max}$, $f = f_{MAX}$ ⁽²⁾	80	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} = V_{IH}$, $V_{CC} = \text{Max}$, Outputs Open, $f = f_{MAX}$ ⁽²⁾	3	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, $V_{CC} = \text{Max}$, $f = 0$	0.5	mA

NOTES:

- All values are maximum guaranteed values
- $f_{MAX} = 1/f_{RC}$, only address inputs cycling at f_{MAX} , $f = 0$ means that no inputs are cycling

3012 tbl 07

DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.3V \pm 0.3V$


Symbol	Parameter	Test Condition	IDT71V256SL			Unit
			Min.	Typ.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	—	—	2	μA
I _{LO}	Output Leakage Current	$V_{CC} = \text{Max}$, $\overline{CS} = V_{IH}$, $V_{OUT} = \text{GND to } V_{CC}$	—	—	2	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, $V_{CC} = \text{Min}$	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, $V_{CC} = \text{Min}$	2.4	—	—	V

3012 tbl 09

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3012 tbl 08



3012 drw 04

Figure 1. AC Test Load



3012 drw 05

Figure 2. AC Test Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{OW}, t_{WHZ})

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (VCC = 3.3V ± 0.3V, Commercial Ranges)


Symbol	Parameter	71V256SL15		Unit
		Min.	Max.	
Read Cycle				
tRC	Read Cycle Time	15	—	ns
tAA	Address Access Time	—	15	ns
tACS	Chip Select Access Time	—	15	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low-Z	5	—	ns
tCHZ ⁽¹⁾	Chip Select to Output in High-Z	0	9	ns
tOE	Output Enable to Output Valid	—	7	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	3	—	ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	2	7	ns
tOH	Output Hold from Address Change	3	—	ns
Write Cycle				
tWC	Write Cycle Time	15	—	ns
tAW	Address Valid to End-of-Write	10	—	ns
tCW	Chip Select to End-of-Write	10	—	ns
tAS	Address Set-up Time	0	—	ns
tWP	Write Pulse Width	10	—	ns
tWR	Write Recovery Time	0	—	ns
tdW	Data to Write Time Overlap	7	—	ns
tDH	Data Hold from Write Time	0	—	ns
tOW ⁽¹⁾	Output Active from End-of-Write	4	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High-Z	1	9	ns

NOTE:

1 This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested


3012 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




NOTES:
1 WE is HIGH for Read cycle
2 Transition is measured ±200mV from steady state

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

1. \overline{WE} is HIGH for Read cycle
2. Device is continuously selected, \overline{CS} is LOW.
3. Address valid prior to or coincident with \overline{CS} transition LOW
4. \overline{OE} is LOW
5. Transition is measured $\pm 200\text{mV}$ from steady state


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 5, 7)



NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
3. tWR is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle
4. During this period, I/O pins are in the output state so that the input signals must not be applied
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state
6. Transition is measured $\pm 200\text{mV}$ from steady state
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of tWP or $(tWHZ + tDW)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required tOW . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 4)



NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE}
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state
5. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

ORDERING INFORMATION

IDT71V256	XX	XX	X	X	
	Power	Speed	Package	Process/ Temperature Range	
				Blank	Commercial (0°C to +70°C)
				Y	300 mil SOJ (SO28-5)
				TP	300 mil Plastic DIP (P28-2)
				PZ	TSOP Type I (PZ28-1)
				15	Speed in nanoseconds
				SL	SL Low Power

3012 drw 11