# 72-Mbit ( $2 \mathrm{M} \times 36 / 4 \mathrm{M} \times 18 / 1 \mathrm{M} \times 72$ ) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture 

## Features

- No Bus Latency ${ }^{\text {TM }}$ ( NoBL $^{\text {TM }}$ ) architecture eliminates dead cycles between write and read cycles
- Supports up to 133 MHz bus operations with zero wait states
- Data is transferred on every clock
- Pin compatible and functionally equivalent to $Z B T^{T M}$ devices
- Internally self timed output buffer control to eliminate the need to use $\overline{\mathrm{OE}}$
- Registered inputs for flow through operation
- Byte Write capability
- $2.5 \mathrm{~V} / 1.8 \mathrm{~V}$ IO supply ( $\mathrm{V}_{\mathrm{DDQ}}$ )
- Fast clock-to-output times
-6.5 ns (for $133-\mathrm{MHz}$ device)
- Clock Enable ( $\overline{\mathrm{CEN}}$ ) pin to enable clock and suspend operation
- Synchronous self timed writes
- Asynchronous Output Enable ( $\overline{\mathrm{OE})}$
- CY7C1471V25, CY7C1473V25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 165-Ball FBGA package. CY7C1475V25 available in Pb -free and non-Pb-free 209-Ball FBGA package.
- Three Chip Enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ for simple depth expansion.
- Automatic power down feature available using ZZ mode or CE deselect.
- IEEE 1149.1 JTAG Boundary Scan compatible
- Burst Capability - linear or interleaved burst order
- Low standby power


## Functional Description ${ }^{[1]}$

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 are $2.5 \mathrm{~V}, 2 \mathrm{M} \times 36 / 4 \mathrm{M} \times 18 / 1 \mathrm{M} \times 72$ synchronous flow through burst SRAMs designed specifically to support unlimited true back-to-back read or write operations without the insertion of wait states. The CY7C1471V25, CY7C1473V25, and CY7C1475V25 are equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read or write operations with data transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.
All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns ( $133-\mathrm{MHz}$ device).
Write operations are controlled by two or four Byte Write Select ( $\overline{B W}_{X}$ ) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.
Three synchronous Chip Enables ( $\left.\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ and an asynchronous Output Enable ( $\overline{\mathrm{OE})}$ provide easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

## Selection Guide

|  | $\mathbf{1 3 3} \mathbf{~ M H z}$ | $\mathbf{1 0 0} \mathbf{~ M H z}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 6.5 | 8.5 | ns |
| Maximum Operating Current | 305 | 275 | mA |
| Maximum CMOS Standby Current | 120 | 120 | mA |

## Note

1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram - CY7C1471V25 (2M x 36)


Logic Block Diagram - CY7C1473V25 (4M x 18)


Logic Block Diagram - CY7C1475V25 (1M x 72)


CY7C1473V25

## Pin Configurations

## 100-Pin TQFP Pinout



CY7C1473V25

Pin Configurations (continued)


Pin Configurations (continued)

165-Ball FBGA (15 x $17 \times 1.4 \mathrm{~mm}$ ) Pinout CY7C1471V25 (2M x 36)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC/576M | A | $\overline{C E}_{1}$ | $\overline{\mathrm{BW}}_{\mathrm{C}}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | $\overline{\mathrm{CE}}_{3}$ | $\overline{\text { CEN }}$ | ADV/ $\overline{L D}$ | A | A | NC |
| B | NC/1G | A | CE2 | $\overline{\mathrm{BW}}_{\mathrm{D}}$ | $\overline{B W}_{A}$ | CLK | $\overline{W E}$ | $\overline{\mathrm{OE}}$ | A | A | NC |
| C | $\mathrm{DQP}_{\mathrm{C}}$ | NC | $V_{\text {DDQ }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQP}_{\mathrm{B}}$ |
| D | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| E | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $V_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| F | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {S }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| G | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| H | NC | NC | NC | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $V_{D D}$ | NC | NC | ZZ |
| J | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| K | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| M | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| N | $\mathrm{DQP}_{\mathrm{D}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\text {SS }}$ | NC | NC | NC | $\mathrm{V}_{\mathrm{SS}}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQP}_{\mathrm{A}}$ |
| P | NC/144M | A | A | A | TDI | A1 | TDO | A | A | A | NC/288M |
| R | MODE | A | A | A | TMS | A0 | TCK | A | A | A | A |

## CY7C1473V25 (4M x 18)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC/576M | A | $\mathrm{CE}_{1}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | NC | $\overline{C E}_{3}$ | $\overline{\text { CEN }}$ | ADV/LD | A | A | A |
| B | NC/1G | A | CE2 | NC | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | CLK | $\overline{\text { WE }}$ | $\overline{\mathrm{OE}}$ | A | A | NC |
| C | NC | NC | $V_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQP}_{\mathrm{A}}$ |
| D | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | NC | $D Q_{A}$ |
| E | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| F | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{\text {D }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| G | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| H | NC | NC | NC | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | NC | NC | ZZ |
| J | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $V_{\text {DDQ }}$ | $V_{\text {D }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| K | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $V_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| L | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\mathrm{DDQ}}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| M | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| N | $\mathrm{DQP}_{\mathrm{B}}$ | NC | $V_{\text {DDQ }}$ | $\mathrm{V}_{\text {SS }}$ | NC | NC | NC | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {DDQ }}$ | NC | NC |
| P | NC/144M | A | A | A | TDI | A1 | TDO | A | A | A | NC/288M |
| R | MODE | A | A | A | TMS | A0 | TCK | A | A | A | A |

Pin Configurations (continued)

209-Ball FBGA (14 x $22 \times 1.76 \mathrm{~mm}$ ) Pinout CY7C1475V25 (1M $\times 72$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | DQg | DQg | A | $\mathrm{CE}_{2}$ | A | ADV/LD | A | $\overline{\mathrm{CE}}_{3}$ | A | DQb | DQb |
| B | DQg | DQg | $\overline{\mathrm{BWS}}_{\mathrm{c}}$ | $\overline{\text { BWS }}_{\mathrm{g}}$ | NC | $\overline{\mathrm{WE}}$ | A | $\overline{\mathrm{BWS}}_{\mathrm{b}}$ | $\overline{\text { BWS }}_{f}$ | DQb | DQb |
| C | DQg | DQg | $\overline{B W S}_{h}$ | $\overline{B W S}_{d}$ | NC/576M | $\overline{\mathrm{CE}}_{1}$ | NC | $\overline{\mathrm{BWS}}_{\mathrm{e}}$ | $\overline{\mathrm{BWS}}_{\mathrm{a}}$ | DQb | DQb |
| D | DQg | DQg | $\mathrm{V}_{\mathrm{ss}}$ | NC | NC/1G | $\overline{\mathrm{OE}}$ | NC | NC | $\mathrm{V}_{\mathrm{ss}}$ | DQb | DQb |
| E | DQPg | DQPc | $\mathrm{V}_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{V}_{\text {DDQ }}$ | DQPf | DQPb |
| F | DQc | DQc | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | NC | $\mathrm{V}_{\text {Ss }}$ | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\text {Ss }}$ | DQf | DQf |
| G | DQc | DQc | $\mathrm{V}_{\mathrm{DDQ}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | NC | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | $\mathrm{V}_{\text {DDQ }}$ | DQf | DQf |
| H | DQc | DQc | $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {Ss }}$ | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {ss }}$ | DQf | DQf |
| J | DQc | DQc | $V_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $V_{D D}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | DQf | DQf |
| K | NC | NC | CLK | NC | $\mathrm{V}_{\text {Ss }}$ | $\overline{C E N}$ | $\mathrm{V}_{\text {Ss }}$ | NC | NC | NC | NC |
| L | DQh | DQh | $V_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | NC | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | DQa | DQa |
| M | DQh | DQh | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {ss }}$ | NC | $V_{\text {SS }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | DQa | DQa |
| N | DQh | DQh | $V_{\text {DDQ }}$ | VDDQ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $V_{\text {DD }}$ | VDDQ | $V_{\text {DDQ }}$ | DQa | DQa |
| P | DQh | DQh | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{SS}}$ | ZZ | $V_{\text {Ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {SS }}$ | DQa | DQa |
| R | DQPd | DQPh | $V_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $V_{D D}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $V_{\text {DDQ }}$ | DQPa | DQPe |
| T | DQd | DQd | $\mathrm{V}_{\text {ss }}$ | NC | NC | MODE | NC | NC | $\mathrm{V}_{\text {Ss }}$ | DQe | DQe |
| U | DQd | DQd | NC/144M | A | A | A | A | A | NC/288M | DQe | DQe |
| V | DQd | DQd | A | A | A | A1 | A | A | A | DQe | DQe |
| W | DQd | DQd | TMS | TDI | A | A0 | A | TDO | TCK | DQe | DQe |

## Pin Definitions

| Name | 10 | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}$ | InputSynchronous | Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $\mathrm{A}_{[1: 0]}$ are fed to the two-bit burst counter. |
|  | InputSynchronous | Byte Write Inputs, Active LOW. Qualified with $\overline{\mathrm{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. |
| $\overline{\text { WE }}$ | InputSynchronous | Write Enable Input, Active LOW. Sampled on the rising edge of CLK if $\overline{\text { CEN }}$ is active LOW. This signal must be asserted LOW to initiate a write sequence. |
| ADV/ $\overline{L D}$ | InputSynchronous | Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address. |
| CLK | InputClock | Clock Input. Captures all synchronous inputs to the device. CLK is qualified with $\overline{\mathrm{CEN}}$. CLK is only recognized if $\overline{\mathrm{CEN}}$ is active LOW. |
| $\overline{\overline{C E}}_{1}$ | InputSynchronous | Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{2}$ and $\mathrm{CE}_{3}$ to select or deselect the device. |
| $\mathrm{CE}_{2}$ | InputSynchronous | Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{3}$ to select or deselect the device. |
| $\overline{\mathrm{CE}}_{3}$ | InputSynchronous | Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{C E}_{1}$ and $\mathrm{CE}_{2}$ to select or deselect the device. |
| $\overline{\mathrm{OE}}$ | InputAsynchronous | Output Enable, Asynchronous Input, Active LOW. Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins are enabled to behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. $\overline{\mathrm{OE}}$ is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. |
| $\overline{\mathrm{CEN}}$ | InputSynchronous | Clock Enable Input, Active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Because deasserting CEN does not deselect the device, $\overline{\mathrm{CEN}}$ can be used to extend the previous cycle when required. |
| ZZ | InputAsynchronous | ZZ "Sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down. |
| $\mathrm{DQ}_{\mathrm{s}}$ | IO- <br> Synchronous | Bidirectional Data IO Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$. When $\overline{\mathrm{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, $\mathrm{DQ}_{\mathrm{S}}$ and $\mathrm{DQP}_{\mathrm{X}}$ are placed in a tri-state condition.The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\mathrm{OE}}$. |
| $\mathrm{DQP}_{\mathrm{x}}$ | IOSynchronous | Bidirectional Data Parity IO Lines. Functionally, these signals are identical to $D Q_{S}$. During write sequences, DQP $_{X}$ is controlled by $\mathrm{BW}_{\mathrm{X}}$ correspondingly. |
| MODE | Input Strap Pin | Mode Input. Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to $\mathrm{V}_{\mathrm{DD}}$ or left floating selects interleaved burst sequence. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply | Power supply inputs to the core of the device. |
| $\mathrm{V}_{\mathrm{DDQ}}$ | IO Power Supply | Power supply for the IO circuitry. |
| $\mathrm{V}_{\text {SS }}$ | Ground | Ground for the device. |
| TDO | JTAG serial output Synchronous | Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be left unconnected. This pin is not available on TQFP packages. |

Pin Definitions (continued)

| Name | IO | Description |
| :--- | :---: | :--- |
| TDI | JTAG serial input <br> Synchronous | Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature <br> is not used, this pin can be left floating or connected to $V_{D D}$ through a pull up resistor. This <br> pin is not available on TQFP packages. |
| TMS | JTAG serial input <br> Synchronous | Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature <br> is not used, this pin can be disconnected or connected to $V_{\text {DD }}$. This pin is not available on <br> TQFP packages. |
| TCK | JTAG-Clock | Clock input to the JTAG circuitry. If the JTAG feature is not used, this pin must be <br> connected to $V_{\text {SS. }}$ This pin is not available on TQFP packages. |
| NC | - | No Connects. Not internally connected to the die. 144M, $288 \mathrm{M}, 576 \mathrm{M}$, and 1G are address <br> expansion pins and are not internally connected to the die. |

## Functional Overview

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 are synchronous flow through burst SRAMs designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise ( $\mathrm{t}_{\mathrm{CDV}}$ ) is $6.5 \mathrm{~ns}(133-\mathrm{MHz}$ device).
Accesses are initiated by asserting all three Chip Enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ active at the rising edge of the clock. If $\overline{\mathrm{CEN}}$ is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable ( $\overline{\mathrm{WE}})$. Byte Write Select ( $\overline{\mathrm{BW}}_{\mathrm{X}}$ ) can be used to conduct Byte Write operations.
Write operations are qualified by the $\overline{\mathrm{WE}}$. All writes are simplified with on-chip synchronous self timed write circuitry.
Three synchronous Chip Enables ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}$ ) and an asynchronous Output Enable ( $\overline{\mathrm{OE}}$ ) simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

## Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{CEN}}$ is asserted LOW, (2) $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are ALL asserted active, (3) $\overline{\mathrm{WE}}$ is deasserted HIGH, and (4) ADV/ $\overline{\mathrm{LD}}$ is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns ( $133-\mathrm{MHz}$ device) provided $\overline{\mathrm{OE}}$ is active LOW. After the first clock of the read access, the output buffers are controlled by $\overline{\mathrm{OE}}$ and the internal control logic. $\overline{\mathrm{OE}}$ must be driven LOW to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, the output is tri-stated immediately.

## Burst Read Accesses

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 has an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Access section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/ $\overline{\mathrm{LD}}$ increments the internal burst counter regardless of the state of chip enable inputs or $\overline{W E}$. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

## Single Write Accesses

Write accesses are initiated when these conditions are satisfied at clock rise:

- $\overline{\mathrm{CEN}}$ is asserted LOW
- $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are ALL asserted active
- $\overline{W E}$ is asserted LOW.

The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the $\overline{\mathrm{OE}}$ input signal. This allows the external logic to present the data on DQs and DQP $x_{x}$.
On the next clock rise the data presented to DQs and DQP $x$ (or a subset for Byte Write operations, see "Truth Table for Read/Write" on page 12 for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.
The data written during the write operation is controlled by $\overline{B W}_{X}$ signals. The CY7C1471V25, CY7C1473V25, and CY7C1475V25 provide Byte Write capability that is described in the "Truth Table for Read/Write" on page 12. The input WE with the selected $\overline{\mathrm{BW}}_{\mathrm{x}}$ input selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations. Byte Write capability is included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1471V25, CY7C1473V25, and CY7C1475V25 are common 10 devices, data must not be driven into the device while the outputs are active. The OE can be deasserted HIGH before presenting data to the DQs and DQP $X_{X}$ inputs. This tri-states the output drivers. As a safety precaution, DQs and DQP ${ }_{x}$ are automatically tri-stated during the data portion of a write cycle, regardless of the state of $\overline{\mathrm{OE}}$.

## Burst Write Accesses

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 have an on-chip burst counter that enables the user to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/ $\overline{\mathrm{LD}}$ must be driven LOW to load the initial address, as described in the Single Write Access section. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ( $\mathrm{CE}_{1}, \mathrm{CE}_{2}$, and $\mathrm{CE}_{3}$ ) and WE inputs are ignored and the burst counter is incremented. The correct $\mathrm{BW}_{\mathrm{X}}$ inputs must be driven in each cycle of the Burst Write, to write the correct bytes of data.

## Sleep Mode

The $Z Z$ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. $\mathrm{CE}_{1}, \mathrm{CE}_{2}$, and $\mathrm{CE}_{3}$, must remain inactive for the duration of $\mathrm{t}_{\mathrm{ZZREC}}$ after the ZZ input returns LOW.

Interleaved Burst Address Table
(MODE = Floating or $\mathrm{V}_{\mathrm{DD}}$ )

| First <br> Address <br> A1: A0 | Second <br> Address <br> A1: A0 | Third <br> Address <br> A1: A0 | Fourth <br> Address <br> A1: A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

## Linear Burst Address Table (MODE = GND)

| First <br> Address <br> A1: A0 | Second <br> Address <br> A1: A0 | Third <br> Address <br> A1: A0 | Fourth <br> Address <br> A1: A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

## ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\text {DDZZ }}$ | Sleep mode standby current | $Z Z \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ |  | 120 | mA |
| $\mathrm{t}_{\mathrm{ZZS}}$ | Device operation to ZZ | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ |  | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\text {ZZREC }}$ | ZZ recovery time | $\mathrm{ZZ} \leq 0.2 \mathrm{~V}$ | $2 \mathrm{t}_{\mathrm{CYC}}$ |  | ns |
| $\mathrm{t}_{\text {ZZI }}$ | ZZ active to sleep current | This parameter is sampled |  | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\text {RZZI }}$ | ZZ Inactive to exit sleep current | This parameter is sampled | 0 |  | ns |

Truth Table
The truth table for CY7C1471V25, CY7C1473V25, and CY7C1475V25 follows. ${ }^{[2, ~ 3, ~ 4, ~ 5, ~ 6, ~ 7, ~ 8] ~}$

| Operation | Address Used | $\overline{C E}_{1}$ | $\mathrm{CE}_{2}$ | $\mathrm{CE}_{3}$ | ZZ | ADV/LD | WE | $\overline{B W}_{\text {X }}$ | OE | CEN | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselect Cycle | None | H | X | X | L | L | X | X | X | L | L->H | Tri-State |
| Deselect Cycle | None | X | X | H | L | L | X | X | X | L | L->H | Tri-State |
| Deselect Cycle | None | X | L | X | L | L | X | X | X | L | L->H | Tri-State |
| Continue Deselect Cycle | None | X | X | X | L | H | X | X | X | L | L->H | Tri-State |
| Read Cycle (Begin Burst) | External | L | H | L | L | L | H | X | L | L | L->H | Data Out (Q) |
| Read Cycle (Continue Burst) | Next | X | X | X | L | H | X | X | L | L | L->H | Data Out (Q) |
| NOP/Dummy Read (Begin Burst) | External | L | H | L | L | L | H | X | H | L | L->H | Tri-State |
| Dummy Read (Continue Burst) | Next | X | X | X | L | H | X | X | H | L | L->H | Tri-State |
| Write Cycle (Begin Burst) | External | L | H | L | L | L | L | L | X | L | L->H | Data $\ln (\mathrm{D})$ |
| Write Cycle (Continue Burst) | Next | X | X | X | L | H | X | L | X | L | L->H | Data In (D) |
| NOP/Write Abort (Begin Burst) | None | L | H | L | L | L | L | H | X | L | L->H | Tri-State |
| Write Abort (Continue Burst) | Next | X | X | X | L | H | X | H | X | L | L->H | Tri-State |
| Ignore Clock Edge (Stall) | Current | X | X | X | L | X | X | X | X | H | L->H | - |
| Sleep Mode | None | X | X | X | H | X | X | X | X | X | X | Tri-State |

[^0]Truth Table for Read/Write
The read-write truth table for CY7C1471V25 follows. ${ }^{[2,3,9]}$

| Function | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{B W}}_{\mathbf{A}}$ | $\overline{\mathbf{B W}}_{\mathbf{B}}$ | $\overline{\mathbf{B W}}_{\mathbf{C}}$ | $\overline{\mathbf{B W}}_{\mathbf{D}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Read | H | X | X | X | X |
| Write No bytes written | L | H | H | H | H |
| Write Byte $\mathrm{A}-\left(\mathrm{DQ}_{\mathrm{A}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{A}}\right)$ | L | L | H | H | H |
| Write Byte $\mathrm{B}-\left(\mathrm{DQ}_{\mathrm{B}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{B}}\right)$ | L | H | L | H | H |
| Write Byte C $-\left(\mathrm{DQ}_{\mathrm{C}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{C}}\right)$ | L | H | H | L | H |
| Write Byte D $-\left(\mathrm{DQ}_{\mathrm{D}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{D}}\right)$ | L | H | H | H | L |
| Write All Bytes | L | L | L | L | L |

## Truth Table for Read/Write

The read-write truth table for CY7C1473V25 follows. ${ }^{[2,3,9]}$

| Function | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{B W}}_{\mathbf{b}}$ | $\overline{\mathbf{B W W}}_{\mathbf{a}}$ |
| :--- | :---: | :---: | :---: |
| Read | H | X | X |
| Write - No Bytes Written | L | H | H |
| Write Byte $\mathrm{a}-\left(\mathrm{DQ}_{\mathrm{a}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{a}}\right)$ | L | H | L |
| Write Byte $\mathrm{b}-\left(\mathrm{DQ}_{\mathrm{b}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{b}}\right)$ | L | L | H |
| Write Both Bytes | L | L | L |

Truth Table for Read/Write
The read-write truth table for CY7C1475V25 follows. ${ }^{[2, ~ 3, ~ 9] ~}$

| Function | $\overline{\mathbf{W E}}$ | $\overline{\mathrm{BW}}_{\mathbf{x}}$ |
| :--- | :---: | :---: |
| Read | H | X |
| Write - No Bytes Written | L | H |
| Write Byte $\mathrm{X}-\left(\mathrm{DQ}_{\mathrm{x}}\right.$ and $\mathrm{DQP}_{\mathrm{x})}$ | L | L |
| Write All Bytes | L | $\mathrm{All} \overline{\mathrm{BW}}=\mathrm{L}$ |

## Note

9. Table lists only a partial listing of the byte write combinations. Any combination of $\overline{B W}_{X}$ is valid. Appropriate write is based on which byte write is active.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1471V25, CY7C1473V25, and CY7C1475V25 and incorporate a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V or 1.8 V IO logic levels.
The CY7C1471V25, CY7C1473V25, and CY7C1475V25 contain a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

## Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW $\left(\mathrm{V}_{\mathrm{SS}}\right)$ to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $\mathrm{V}_{\mathrm{DD}}$ through a pull up resistor. TDO must be left unconnected. During power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## TAP Controller State Diagram



The $0 / 1$ next to each state represents the value of TMS at the rising edge of TCK.

## Test Access Port (TAP)

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

## Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)
The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

## Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

## TAP Controller Block Diagram



## Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{D D}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.
During power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

## TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

## Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the "TAP Controller Block Diagram" on page 13. During power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.
When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary ' 01 ' pattern to enable fault isolation of the board-level serial test data path.

## Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW $\left(V_{S S}\right)$ when the BYPASS instruction is executed.

## Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.
The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.
The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

## Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in "Identification Register Definitions" on page 17.

## TAP Instruction Set

## Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in "Identification Codes" on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.
The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.
Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

## EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all Os. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.
When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

## IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.
The IDCODE instruction is loaded into the instruction register during power up or whenever the TAP controller is in a test logic reset state.

## SAMPLE Z

The SAMPLE $Z$ instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

## SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.
When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.
The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz , while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a

CY7C1473V25 CY7C1475V25
signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $\mathrm{t}_{\mathrm{CS}}$ plus $\mathrm{t}_{\mathrm{CH}}$ ).
The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.
After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

## BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

## Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing


## TAP AC Switching Characteristics

Over the Operating Range ${ }^{[10,11]}$

| Parameter | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Clock |  |  |  |  |
| $\mathrm{t}_{\text {TCYC }}$ | TCK Clock Cycle Time | 50 |  | ns |
| $\mathrm{t}_{\text {TF }}$ | TCK Clock Frequency |  | 20 | MHz |
| $\mathrm{t}_{\text {TH }}$ | TCK Clock HIGH Time | 20 |  | ns |
| $\mathrm{t}_{\mathrm{TL}}$ | TCK Clock LOW Time | 20 |  | ns |
| Output Times |  |  |  |  |
| tidov | TCK Clock LOW to TDO Valid |  | 10 | ns |
| $\mathrm{t}_{\text {TDOX }}$ | TCK Clock LOW to TDO Invalid | 0 |  | ns |
| Setup Times |  |  |  |  |
| $\mathrm{t}_{\text {TMS }}$ | TMS Setup to TCK Clock Rise | 5 |  | ns |
| $\mathrm{t}_{\text {TDIS }}$ | TDI Setup to TCK Clock Rise | 5 |  | ns |
| $\mathrm{t}^{\text {c S }}$ | Capture Setup to TCK Rise | 5 |  | ns |
| Hold Times |  |  |  |  |
| $\mathrm{t}_{\text {TMSH }}$ | TMS Hold after TCK Clock Rise | 5 |  | ns |
| $\mathrm{t}_{\text {TDIH }}$ | TDI Hold after Clock Rise | 5 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Capture Hold after Clock Rise | 5 |  | ns |

[^1]
### 1.8V TAP AC Test Conditions



### 1.8V TAP AC Output Load Equivalent



### 2.5V TAP AC Test Conditions

Input pulse levels $\mathrm{V}_{\mathrm{SS}}$ to 2.5 V
Input rise and fall time .................................................... 1 ns
Input timing reference levels........................................ 1.25V
Output reference levels ................................................ 1.25V
Test load termination supply voltage ............................ 1.25V

### 2.5V TAP AC Output Load Equivalent



## TAP DC Electrical Characteristics And Operating Conditions

$\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.375 \text { to } 2.625 \text { unless otherwise noted) }\right)^{[12]}$

| Parameter | Description | Test Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $V_{\text {DDQ }}=2.5 \mathrm{~V}$ | 2.1 |  | V |
|  |  |  | $\mathrm{V}_{\text {DDQ }}=1.8 \mathrm{~V}$ | 1.6 |  | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | $\mathrm{V}_{\text {DDQ }}=2.5 \mathrm{~V}$ |  | 0.4 | V |
| $\mathrm{V}_{\text {OL2 }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ |  | 0.2 | V |
|  |  |  | $\mathrm{V}_{\text {DDQ }}=1.8 \mathrm{~V}$ |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $V_{\text {DDQ }}=2.5 \mathrm{~V}$ | 1.7 | $V_{D D}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\text {DDQ }}=1.8 \mathrm{~V}$ | 1.26 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | $\mathrm{V}_{\text {DDQ }}=2.5 \mathrm{~V}$ | -0.3 | 0.7 | V |
|  |  |  | $\mathrm{V}_{\text {DDQ }}=1.8 \mathrm{~V}$ | -0.3 | 0.36 | V |
| IX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DDQ }}$ |  | -5 | 5 | $\mu \mathrm{A}$ |

Identification Register Definitions

| Instruction Field | CY7C1471V25 <br> (2MX36) | CY7C1473V25 <br> (4MX18) | CY7C1475V25 <br> (1MX72) | Description |
| :--- | :---: | :---: | :---: | :--- |
| Revision Number (31:29) | 000 | 000 | 000 | Describes the version number |
| Device Depth (28:24) | 01011 | 01011 | 01011 | Reserved for internal use |
| Architecture/Memory Type(23:18) | 001001 | 001001 | 001001 | Defines memory type and architecture |
| Bus Width/Density(17:12) | 100100 | 010100 | 110100 | Defines width and density |
| Cypress JEDEC ID Code (11:1) | 00000110100 | 00000110100 | 00000110100 | Allows unique identification of SRAM <br> vendor |
| ID Register Presence Indicator (0) | 1 | 1 | 1 | Indicates the presence of an ID <br> register |

## Note

12. All voltages refer to $\mathrm{V}_{\mathrm{SS}}$ (GND).

Scan Register Sizes

| Register Name | Bit Size (x36) | Bit Size (x18) | Bit Size (x72) |
| :--- | :---: | :---: | :---: |
| Instruction | 3 | 3 | 3 |
| Bypass | 1 | 1 | 1 |
| ID | 32 | 32 | 32 |
| Boundary Scan Order - 165FBGA | 71 | 52 | - |
| Boundary Scan Order - 209BGA | - | - | 110 |

Identification Codes

| Instruction | Code | Description |
| :--- | :---: | :--- |
| EXTEST | 000 | Captures IO ring contents. Places the boundary scan register between TDI and <br> TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 <br> compliant. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI <br> and TDO. This operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures IO ring contents. Places the boundary scan register between TDI and <br> TDO. Forces all SRAM output drivers to a High-Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures IO ring contents. Places the boundary scan register between TDI and <br> TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 <br> preload function and is therefore not 1149.1 compliant. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect <br> SRAM operation. |

Boundary Scan Exit Order (2M x 36)

| Bit \# | 165-Ball ID |
| :---: | :---: |
| 1 | C1 |
| 2 | D1 |
| 3 | E1 |
| 4 | D2 |
| 5 | E2 |
| 6 | F1 |
| 7 | G1 |
| 8 | F2 |
| 9 | G2 |
| 10 | J1 |
| 11 | K1 |
| 12 | L1 |
| 13 | J2 |
| 14 | M1 |
| 15 | N1 |
| 16 | K2 |
| 17 | L2 |
| 18 | M2 |
| 19 | R1 |
| 20 | R2 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 21 | R3 |
| 22 | P2 |
| 23 | R4 |
| 24 | P6 |
| 25 | R6 |
| 26 | R8 |
| 27 | P3 |
| 28 | P4 |
| 29 | P8 |
| 30 | P9 |
| 31 | P10 |
| 32 | R9 |
| 33 | R10 |
| 34 | R11 |
| 35 | N11 |
| 36 | M11 |
| 37 | L11 |
| 38 | M10 |
| 39 | L10 |
| 40 | K11 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 41 | J11 |
| 42 | K10 |
| 43 | J10 |
| 44 | H11 |
| 45 | G11 |
| 46 | F11 |
| 47 | E11 |
| 48 | D10 |
| 49 | D11 |
| 50 | C11 |
| 51 | G10 |
| 52 | F10 |
| 53 | E10 |
| 54 | A9 |
| 55 | B9 |
| 56 | A10 |
| 57 | B10 |
| 58 | A8 |
| 59 | B8 |
| 60 | A7 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 61 | B7 |
| 62 | B6 |
| 63 | A6 |
| 64 | B5 |
| 65 | A5 |
| 66 | A4 |
| 67 | B4 |
| 68 | B3 |
| 69 | A3 |
| 70 | A2 |
| 71 | B2 |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Boundary Scan Exit Order (4M x 18)

| Bit \# | 165-Ball ID |
| :---: | :---: |
| 1 | D2 |
| 2 | E2 |
| 3 | F2 |
| 4 | G2 |
| 5 | J1 |
| 6 | K1 |
| 7 | L1 |
| 8 | M1 |
| 9 | N1 |
| 10 | R1 |
| 11 | R2 |
| 12 | R3 |
| 13 | P2 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 14 | R4 |
| 15 | P6 |
| 16 | R6 |
| 17 | R8 |
| 18 | P3 |
| 19 | P4 |
| 20 | P8 |
| 21 | P9 |
| 22 | P10 |
| 23 | R9 |
| 24 | R10 |
| 25 | R11 |
| 26 | M10 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 27 | L10 |
| 28 | K10 |
| 29 | J10 |
| 30 | H11 |
| 31 | G11 |
| 32 | F11 |
| 33 | E11 |
| 34 | D11 |
| 35 | C11 |
| 36 | A11 |
| 37 | A9 |
| 38 | B9 |
| 39 | A10 |


| Bit \# | 165-Ball ID |
| :---: | :---: |
| 40 | B10 |
| 41 | A8 |
| 42 | B8 |
| 43 | A7 |
| 44 | B7 |
| 45 | B6 |
| 46 | A6 |
| 47 | B5 |
| 48 | A4 |
| 49 | B3 |
| 50 | A3 |
| 51 | A2 |
| 52 | B2 |

Boundary Scan Exit Order (1M x 72)

| Bit \# | 209-Ball ID |
| :---: | :---: |
| 1 | A1 |
| 2 | A2 |
| 3 | B1 |
| 4 | B2 |
| 5 | C1 |
| 6 | C2 |
| 7 | D1 |
| 8 | D2 |
| 9 | E1 |
| 10 | E2 |
| 11 | F1 |
| 12 | F2 |
| 13 | G1 |
| 14 | G2 |
| 15 | H1 |
| 16 | H2 |
| 17 | J1 |
| 18 | J2 |
| 19 | L1 |
| 20 | L2 |
| 21 | M1 |
| 22 | M2 |
| 23 | N1 |
| 24 | N2 |
| 25 | P1 |
| 26 | P2 |
| 27 | R2 |
| 28 | R1 |
|  |  |


| Bit \# | 209-Ball ID |
| :---: | :---: |
| 29 | T 1 |
| 30 | T 2 |
| 31 | U 1 |
| 32 | U 2 |
| 33 | V 1 |
| 34 | V 2 |
| 35 | W 1 |
| 36 | W 2 |
| 37 | T 6 |
| 38 | V 3 |
| 39 | V 4 |
| 40 | U 4 |
| 41 | W 5 |
| 42 | V 6 |
| 43 | W 6 |
| 44 | V 5 |
| 45 | U 5 |
| 46 | U 6 |
| 47 | W 7 |
| 48 | V 7 |
| 49 | U 7 |
| 50 | V 8 |
| 51 | V 9 |
| 52 | W 11 |
| 53 | W 10 |
| 54 | V 11 |
| 55 | V 10 |
| 56 | U 11 |


| Bit \# | 209-Ball ID |
| :---: | :---: |
| 57 | U10 |
| 58 | T11 |
| 59 | T10 |
| 60 | R11 |
| 61 | R10 |
| 62 | P11 |
| 63 | P10 |
| 64 | N11 |
| 65 | N10 |
| 66 | M11 |
| 67 | M10 |
| 68 | L11 |
| 69 | L10 |
| 70 | P6 |
| 71 | J11 |
| 72 | J10 |
| 73 | H11 |
| 74 | H10 |
| 75 | G11 |
| 76 | G10 |
| 77 | F11 |
| 78 | F10 |
| 79 | E10 |
| 80 | E11 |
| 81 | D11 |
| 82 | D10 |
| 83 | C11 |
| 84 | C10 |


| Bit \# | 209-Ball ID |
| :---: | :---: |
| 85 | B11 |
| 86 | B10 |
| 87 | A11 |
| 88 | A10 |
| 89 | A7 |
| 90 | A5 |
| 91 | A9 |
| 92 | U8 |
| 93 | A6 |
| 94 | D6 |
| 95 | K6 |
| 96 | B6 |
| 97 | K3 |
| 98 | A8 |
| 99 | B4 |
| 100 | B3 |
| 101 | C3 |
| 102 | C4 |
| 103 | C8 |
| 104 | C9 |
| 105 | B9 |
| 106 | B8 |
| 107 | A4 |
| 108 | C6 |
| 109 | B7 |
| 110 | A3 |
|  |  |
|  |  |

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $V_{D D}$ Relative to GND. $\qquad$ -0.5 V to +3.6 V Supply Voltage on $V_{D D Q}$ Relative to GND . ...... -0.5 V to $+\mathrm{V}_{\mathrm{DD}}$ DC Voltage Applied to Outputs in Tri-State. $\qquad$ Electrical Characteristics
Over the Operating Range ${ }^{[13,14]}$

DC Input Voltage .................................. -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Current into Outputs (LOW)........................................ 20 mA
Static Discharge Voltage.......................................... >2001V
(MIL-STD-883, Method 3015)
Latch Up Current
$>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathrm{DD}}$ | $\mathbf{V}_{\mathrm{DDQ}}$ |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.5 \mathrm{~V}-5 \% /+5 \%$ | 1.7 V to $\mathrm{V}_{\mathrm{DD}}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |


| Parameter | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage |  |  | 2.375 | 2.625 | V |
| $\mathrm{V}_{\text {DDQ }}$ | IO Supply Voltage | For 2.5 V IO |  | 2.375 | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | For 1.8 V IO |  | 1.7 | 1.9 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.0 |  | V |
|  |  | For $1.8 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.6 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | For 1.8 V IO, $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$, |  |  | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{[13]}$ | For 2.5 V IO |  | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
|  |  | For 1.8 V IO |  | 1.26 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[13]}$ | For 2.5 V IO |  | -0.3 | 0.7 | V |
|  |  | For 1.8 V IO |  | -0.3 | 0.36 | V |
| ${ }^{\text {I }}$ | Input Leakage Current except ZZ and MODE | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$ |  | -5 | 5 | $\mu \mathrm{A}$ |
|  | Input Current of MODE | Input $=\mathrm{V}_{\text {SS }}$ |  | -30 |  | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | Input Current of ZZ | Input $=\mathrm{V}_{\text {SS }}$ |  | -5 |  | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  |  | 30 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$, Output Disabled |  | -5 | 5 | $\mu \mathrm{A}$ |
| IDD | $V_{D D}$ Operating Supply Current | $\begin{aligned} & V_{\mathrm{DD}}=\mathrm{Max} ., \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | 6.5 ns cycle, 133 MHz |  | 305 | mA |
|  |  |  | 8.5 ns cycle, 100 MHz |  | 275 | mA |
| $\mathrm{I}_{\text {S } 1}$ | Automatic CE <br> Power Down Current-TTL Inputs | $\begin{aligned} & V_{D D}=\text { Max, Device Deselected, } \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L} \\ & f=f_{\text {MAX }}, \text { inputs switching } \end{aligned}$ | 6.5 ns cycle, 133 MHz |  | 170 | mA |
|  |  |  | 8.5 ns cycle, 100 MHz |  | 170 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power Down Current-CMOS Inputs | $\mathrm{V}_{\mathrm{DD}}=$ Max, Device Deselected, $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$, $\mathrm{f}=0$, inputs static | All speeds |  | 120 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Automatic CE Power Down Current-CMOS Inputs | $V_{D D}=$ Max, Device Deselected, or $\mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {DDQ }}-0.3 \mathrm{~V}$ $f=f_{\text {MAX }}$, inputs switching | 6.5 ns cycle, 133 MHz |  | 170 | mA |
|  |  |  | 8.5 ns cycle, 100 MHz |  | 170 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Automatic CE Power Down Current-TTL Inputs | $\mathrm{V}_{\mathrm{DD}}=$ Max, Device Deselected, <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$, <br> $\mathrm{f}=0$, inputs static | All Speeds |  | 135 | mA |

## Notes

13. Overshoot: $\mathrm{V}_{I H}(\mathrm{AC})<\mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ). Undershoot: $\mathrm{V}_{\mathrm{IL}}(\mathrm{AC})>-2 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ).
14. $T_{\text {Power-up: }}$ assumes a linear ramp from 0 V to $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{min}\right.$.) within 200 ms . During this time $\mathrm{V}_{I H}<\mathrm{V}_{D D}$ and $\mathrm{V}_{\mathrm{DDQ}} \leq \mathrm{V}_{D D}$.

## Capacitance

Tested initially and after any design or process change that may affect these parameters.

| Parameter | Description | Test Conditions | $\begin{aligned} & 100 \text { TQFP } \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & 165 \text { FBGA } \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & 209 \text { FBGA } \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Caddress | Address Input Capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DDQ}}=2.5 \mathrm{~V} \end{aligned}$ | 6 | 6 | 6 | pF |
| $\mathrm{C}_{\text {DATA }}$ | Data Input Capacitance |  | 5 | 5 | 5 | pF |
| $\mathrm{C}_{\text {CTRL }}$ | Control Input Capacitance |  | 8 | 8 | 8 | pF |
| $\mathrm{C}_{\text {CLK }}$ | Clock Input Capacitance |  | 6 | 6 | 6 | pF |
| $\mathrm{C}_{10}$ | Input-Output Capacitance |  | 5 | 5 | 5 | pF |

## Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

| Parameter | Description | Test Conditions | 100 TQFP <br> Package | 165FBGA <br> Package | 209 FBGA <br> Package | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance <br> (Junction to Ambient) | Test conditions follow <br> standard test methods <br> and procedures for | 24.63 | 16.3 | 15.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\Theta_{\mathrm{JC}}$ | Thermal Resistance <br> (Junction to Case) | measuring thermal <br> impedance, according to <br> EIA/JESD51. | 2.28 | 2.1 | 1.7 |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |  |  |

## AC Test Loads and Waveforms

### 2.5V IO Test Load


(a)


JIG AND
SCOPE
(b)

(c)
1.8V 10 Test Load

(a)


JIG AND SCOPE
(b)

## Switching Characteristics

Over the Operating Range. Timing reference level is 1.25 V when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ and is 0.9 V when $\mathrm{V}_{\mathrm{DDQ}}=1.8 \mathrm{~V}$. Test conditions shown in (a) of "AC Test Loads and Waveforms" on page 22 unless otherwise noted.

| Parameter | Description | 133 MHz |  | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tPOWER |  | 1 |  | 1 |  | ms |
| Clock |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 7.5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 2.5 |  | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 2.5 |  | 3.0 |  | ns |
| Output Times |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CDV }}$ | Data Output Valid After CLK Rise |  | 6.5 |  | 8.5 | ns |
| $\mathrm{t}_{\text {DOH }}$ | Data Output Hold After CLK Rise | 2.5 |  | 2.5 |  | ns |
| ${ }^{\text {t }}$ LZ | Clock to Low-Z [16, 17, 18] | 3.0 |  | 3.0 |  | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Clock to High-Z [16, 17, 18] |  | 3.8 |  | 4.5 | ns |
| toev | $\overline{\text { OE LOW to Output Valid }}$ |  | 3.0 |  | 3.8 | ns |
| toelz | $\overline{\text { OE LOW to Output Low-Z }{ }^{[16, ~ 17, ~ 18] ~}}$ | 0 |  | 0 |  | ns |
| toenz | $\overline{\mathrm{OE}}$ HIGH to Output High-Z ${ }^{\text {[16, 17, 18] }}$ |  | 3.0 |  | 4.0 | ns |

## Setup Times

| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Before CLK Rise | 1.5 |  | 1.5 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ALS }}$ | ADV/ $\overline{\mathrm{LD}}$ Setup Before CLK Rise | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\mathrm{WES}}$ | $\overline{\mathrm{WE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ Setup Before CLK Rise | 1.5 |  | 1.5 |  | ns |
| $\mathrm{t}_{\text {CENS }}$ | $\overline{\mathrm{CEN}}$ Setup Before CLK Rise | 1.5 |  | 1.5 | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Input Setup Before CLK Rise | 1.5 |  | 1.5 | ns |  |
| $\mathrm{t}_{\mathrm{CES}}$ | Chip Enable Setup Before CLK Rise | 1.5 |  | 1.5 | ns |  |

Hold Times

| $\mathrm{t}_{\text {AH }}$ | Address Hold After CLK Rise | 0.5 |  | 0.5 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ALH}}$ | ADV/ $\overline{\mathrm{LD}}$ Hold After CLK Rise | 0.5 |  | 0.5 |  |
| $\mathrm{t}_{\text {WEH }}$ | $\overline{\mathrm{WE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ Hold After CLK Rise | 0.5 |  | 0.5 | ns |
| $\mathrm{t}_{\text {CENH }}$ | $\overline{\mathrm{CEN}}$ Hold After CLK Rise | 0.5 |  | 0.5 | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Input Hold After CLK Rise | 0.5 |  | 0.5 | ns |
| $\mathrm{t}_{\text {CEH }}$ | Chip Enable Hold After CLK Rise | 0.5 |  | 0.5 | ns |

[^2]
## Switching Waveforms

Figure 1 shows read-write timing waveform. ${ }^{[19, ~ 20, ~ 21] ~}$
Figure 1. Read/Write Timing


[^3]Switching Waveforms (continued)
Figure 2 shows NOP, STALL and DESELECT Cycles waveform. ${ }^{[19, ~ 20, ~ 22] ~}$
Figure 2. NOP, STALL and DESELECT Cycles


Note
22. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates $\overline{C E N}$ being used to create a pause. A write is not performed during this cycle.

CY7C1473V25

Switching Waveforms (continued)
Figure 3 shows ZZ Mode timing waveform. ${ }^{[23,24]}$
Figure 3. ZZ Mode Timing


[^4]
## Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

| $\begin{aligned} & \hline \text { Speed } \\ & \text { (MHz) } \end{aligned}$ | Ordering Code | Package Diagram | Part and Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 133 | CY7C1471V25-133AXC | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Commercial |
|  | CY7C1473V25-133AXC |  |  |  |
|  | CY7C1471V25-133BZC | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array (15 x $17 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1473V25-133BZC |  |  |  |
|  | CY7C1471V25-133BZXC | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array (15 x $17 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1473V25-133BZXC |  |  |  |
|  | CY7C1475V25-133BGC | 51-85167 | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) |  |
|  | CY7C1475V25-133BGXC |  | 209-Ball Fine-Pitch Ball Grid Array (14 $\times 22 \times 1.76 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1471V25-133AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14×20 1.4 mm ) Pb-Free | Industrial |
|  | CY7C1473V25-133AXI |  |  |  |
|  | CY7C1471V25-133BZI | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array ( $15 \times 17 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1473V25-133BZI |  |  |  |
|  | CY7C1471V25-133BZXI | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array (15 x $17 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1473V25-133BZXI |  |  |  |
|  | CY7C1475V25-133BGI | 51-85167 | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) |  |
|  | CY7C1475V25-133BGXI |  | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) Pb-Free |  |
| 100 | CY7C1471V25-100AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14×20 1.4 mm ) Pb-Free | Commercial |
|  | CY7C1473V25-100AXC |  |  |  |
|  | CY7C1471V25-100BZC | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array ( $15 \times 17 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1473V25-100BZC |  |  |  |
|  | CY7C1471V25-100BZXC | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array (15 x $17 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1473V25-100BZXC |  |  |  |
|  | CY7C1475V25-100BGC | 51-85167 | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) |  |
|  | CY7C1475V25-100BGXC |  | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1471V25-100AXI | 51-85050 | 100-Pin Thin Quad Flat Pack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) Pb-Free | Industrial |
|  | CY7C1473V25-100AXI |  |  |  |
|  | CY7C1471V25-100BZI | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array ( $15 \times 17 \times 1.4 \mathrm{~mm}$ ) |  |
|  | CY7C1473V25-100BZI |  |  |  |
|  | CY7C1471V25-100BZXI | 51-85165 | 165-Ball Fine-Pitch Ball Grid Array (15 x $17 \times 1.4 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1473V25-100BZXI |  |  |  |
|  | CY7C1475V25-100BGI | 51-85167 | 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) 209-Ball Fine-Pitch Ball Grid Array ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ) Pb-Free |  |
|  | CY7C1475V25-100BGXI |  |  |  |

CY7C1473V25

## Package Diagrams

Figure 4. 100-Pin Thin Plastic Quad Flatpack ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ), 51-85050
 CY7C1473V25

## Package Diagrams (continued)

Figure 5. 165-Ball FBGA ( $15 \times 17 \times 1.4 \mathrm{~mm}$ ), 51-85165


## Package Diagrams (continued)

Figure 6. 209-Ball FBGA ( $14 \times 22 \times 1.76 \mathrm{~mm}$ ), 51-85167


NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C1471V25/CY7C1473V25/CY7C1475V25, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture Document Number: 38-05287 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 114674 | 08/06/02 | PKS | New Data Sheet |
| *A | 121522 | 01/27/03 | CJM | Updated features for package offering Updated ordering information Changed Advanced Information to Preliminary |
| *B | 223721 | See ECN | NJY | Changed timing diagrams <br> Changed logic block diagrams <br> Modified Functional Description <br> Modified "Functional Overview" section <br> Added boundary scan order for all packages <br> Included thermal numbers and capacitance values for all packages <br> Removed 150 MHz speed grade offering <br> Included ISB and IDD values <br> Changed package outline for 165FBGA package and 209-Ball BGA package <br> Removed 119-BGA package offering |
| *C | 235012 | See ECN | RYQ | Minor Change: The data sheets do not match on the spec system and external web |
| *D | 243572 | See ECN | NJY | Changed ball H 2 from $\mathrm{V}_{\mathrm{DD}}$ to NC in the 165-Ball FBGA package in page 6 Changed ball R11 in 209-Ball BGA package from DQPa to DQPe in page 7 Modified Capacitance values on page 21 |
| *E | 299511 | See ECN | SYT | Removed 117-MHz Speed Bin <br> Changed $\Theta_{\mathrm{JA}}$ from 16.8 to $24.63{ }^{\circ} \mathrm{C} / \mathrm{W}$ and $\Theta_{\mathrm{JC}}$ from 3.3 to $2.28^{\circ} \mathrm{C} / \mathrm{W}$ for 100 TQFP Package on Page \# 22 <br> Added Pb-free information for 100-Pin TQFP, 165 FBGA and 209 BGA Packages <br> Added comment of 'Pb-free BG packages availability' below the Ordering Information |
| *F | 323039 | See ECN | PCI | Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard <br> Added Address Expansion pins in the Pin Definitions Table Modified $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ Test Conditions <br> Changed package name from 209-Ball PBGA to 209-Ball FBGA on page\# 7 Added Industrial temperature range <br> Added Pb -free information in the ordering information table <br> Removed comment of 'Pb-free BG packages availability' below the Ordering Information <br> Updated Ordering Information Table |
| *G | 416221 | See ECN | NXR | Converted from Preliminary to Final <br> Changed address of Cypress Semiconductor Corporation on Page\# 1 from "3901 North First Street" to "198 Champion Court" <br> Changed the description of $\mathrm{I}_{\mathrm{X}}$ from Input Load Current to Input Leakage <br> Current on page\# 20 <br> Changed the $I_{X}$ current values of MODE on page \# 20 from $-5 \mu \mathrm{~A}$ and $30 \mu \mathrm{~A}$ to $-30 \mu \mathrm{~A}$ and $5 \mu \mathrm{~A}$ <br> Changed the $I_{X}$ current values of $Z Z$ on page \# 20 from $-30 \mu \mathrm{~A}$ and $5 \mu \mathrm{~A}$ to $-5 \mu \mathrm{~A}$ and $30 \mu \mathrm{~A}$ <br> Changed $V_{I H} \leq V_{D D}$ to $V_{I H}<V_{D D}$ on page \# 20 <br> Replaced Package Name column with Package Diagram in the Ordering Information table <br> Updated Ordering Information table |

Document Title: CY7C1471V25/CY7C1473V25/CY7C1475V25, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture Document Number: 38-05287

| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* H}$ | 472335 | See ECN | VKN | Corrected the typo in the pin configuration for 209-Ball FBGA pinout <br> (Corrected the ball name for H9 to $V_{S S}$ from $\left.V_{S S Q}\right)$. <br> Added the Maximum Rating for Supply Voltage on $V_{\text {DDQ }}$ Relative to GND. <br> Changed $t_{T H}, t_{T L}$ from 25 ns to 20 ns and $t_{T D O V}$ from 5 ns to 10 ns in TAP AC <br> Switching Characteristics table. <br> Updated the Ordering Information table. |
| *I | 1274732 | See ECN | VKN/AESA | Corrected typo in the "NOP, STALL and DESELECT Cycles" waveform |


[^0]:    Notes
    2. $X=$ "Don't Care." H = Logic HIGH, L = Logic LOW. $\overline{B W}_{X}=L$ signifies at least one Byte Write Select is active, $\overline{B W}_{X}=$ Valid signifies that the desired Byte Write Selects are asserted, see "Truth Table for Read/Write" on page 12 for details.
    3. Write is defined by $\overline{\mathrm{BW}}_{\mathrm{X}}$, and $\overline{\mathrm{WE}}$. See "Truth Table for Read/Write" on page 12.
    4. When a write cycle is detected, all IOs are tri-stated, even during byte writes.
    5. The DQs and DQP $\times$ pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock.
    6. $\mathrm{CEN}=\mathrm{H}$, inserts wait states.
    7. Device powers up deselected with the IOs in a tri-state condition, regardless of $\overline{\mathrm{OE}}$.
    8. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and $\mathrm{DQP}=\mathrm{tri-state}$ when $\overline{\mathrm{OE}}$ is inactive or when the device is deselected, and DQs and DQP $X=$ data when $O E$ is active.

[^1]:    Notes
    10. $\mathrm{t}_{\mathrm{CS}}$ and $\mathrm{t}_{\mathrm{CH}}$ refer to the setup and hold time requirements of latching data from the boundary scan register.
    11. Test conditions are specified using the load in TAP AC Test Conditions. $t_{R} / t_{F}=1 \mathrm{~ns}$.

[^2]:    Notes
    15. This part has a voltage regulator internally; $t_{P O W E R}$ is the time that the power needs to be supplied above $V_{D D}$ (minimum) initially, before a read or write operation can be initiated.
    16. $\mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OELZ}}$, and $\mathrm{t}_{\mathrm{OEHZ}}$ are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 22 . Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage
    17. At any supplied voltage and temperature, $t_{O E H Z}$ is less than $t_{O E L Z}$ and $t_{C H Z}$ is less than $t_{C I Z}$ to eliminate bus contention between $S R A M s$ when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.
    18. This parameter is sampled and not $100 \%$ tested.

[^3]:    Notes
    19. For this waveform $Z Z$ is tied LOW.
    20. When $\overline{\mathrm{CE}}$ is LOW, $\overline{\mathrm{CE}}_{1}$ is LOW, CE 2 is HIGH , and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is $\mathrm{HIGH}, \overline{\mathrm{CE}}_{1}$ is $\mathrm{HIGH}, \mathrm{CE}$ is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH .
    21. Order of the Burst sequence is determined by the status of the MODE ( $0=$ Linear, $1=$ Interleaved). Burst operations are optional.

[^4]:    Notes
    23. Device must be deselected when entering ZZ mode. See "Truth Table" on page 11 for all possible signal conditions to deselect the device. 24. DQs are in high- $Z$ when exiting $Z Z$ sleep mode.

