
PAGE REV STATUS REV					ĺ							F	REV	/IS	101	ıs						
PAGE REV STATUS REV						LTR				DE	sci	RIP	гю	N			1	ATE	E	AP	PRO	VED
PAGE REV STATUS REV																						
PAGE REV STATUS REV					I		ł										ı		ı			
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
PAGE REV STATUS REV																						
REV STATUS REV								г		П			1		П	I	I	I	I		П	$\neg$
	REV		П	П	L		<u> </u>	<u> </u>	_	₩	_		+		-							-∤
	PAGE	I REV	H	H	F					H	$\exists$	4		-			-	$\dotplus$	╁╴		$\vdash$	#
	REV STATUS OF PAGES	PAGE		2 3 PR5P/	_	5	6 7.	7	8	9	10		12	13					-	-	II.	
Supply Center This drawing is available for use by	PAGE REV STATUS OF PAGES Defense Electro Supply Center	PAGE		PREP	ARE		Ž.	7	8	9	10	M	s d	rawi	ΓA	R's ava	Y I	OF for	<b>?</b> A	W		    G
Dayton, Ohio  This drawing is available for use by all Departments and Agencies of the Department of Defense	PAGE REV STATUS OF PAGES Defense Electro Supply Center	PAGE		PREPI CHEC	KED		) ice	<del>-</del>			10	M Thi	s de	rawi partr	TA ng is	R's ava	Y I	OF for	<b>?</b> A	W		IG
This drawing is available for use by all Departments and Agencies of the Department of Defense	PAGE REV STATUS OF PAGES Defense Electro Supply Center Dayton, Ohio	PAGE		PREPI CHEC 2 KG	XED WED		ice	) use			10	Thi all Dei	s de Dep	rawi partr men	ng is nents t of	R's ava s and Defen	ilable Age	OF for ncies	Que	We by the		
This drawing is available for use by all Departments and Agencies of the Department of Defense  Original date of drawing:  This drawing is available for use by all Departments and Agencies of the Department of Defense  TITLE: MICROCIRCUITS, DIGITAL, 32K X 8, NMOS EEPROM, MONOLITHIC SILICON	PAGE REV STATUS OF PAGES Defense Electro Supply Center Dayton, Ohio Original date	PAGE		PREP CHEC APPR	XED VED	B B B B B B B B B B B B B B B B B B B	sice of the second	ise	ing Le	<u> </u>		Thi all Der	S di Dep parti	rawi partr men : M	ng is nents t of ICRO MOS	R's ava s and Defen	ilable Age	OF for ncies	Que	We by the		
This drawing is available for use by all Departments and Agencies of the Department of Defense  Original date  This drawing is available for use by all Departments and Agencies of the Department of Defense  TITLE: MICROCIRCUITS, DIGITAL, 32K X 8, NMOS EEPROM, MONOLITHIC SILICON	PAGE REV STATUS OF PAGES Defense Electro Supply Center Dayton, Ohio Original date of drawing:	PAGE		PREP CHEC APPR	XED VED	D B B ODE	e v	LAC	ing Let	<u> </u>		Thi all Der	S di Dep parti	rawi partr men : M	ng is nents t of ICRO MOS	R's ava s and Defen CIRCI EEPRO	ilable Age ise	of for noise:	QIT/	the	32K X	8, CON


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited. **DESC FORM 193** 

MAY 86

### 1. SCOPE

1.1~Scope. This drawing describes device requirements for class B microcircuits in accordance with  $1.\overline{2.1}$  of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".





1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	(see 6.4)	(32K x 8 EEPROM)	350 ns
02	(see 6.4)	(32K x 8 EEPROM)	300 ns
03	(see 6.4)	(32K x 8 EEPROM)	250 ns

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
X	D-10 (28-lead, $1/2$ " x 1 $3/8$ "), dual-in-line package
Υ	C-12 (32-terminal, .450" x .550"), rectangular chip carrier package
Z	See figure 1 (28-lead, 3/8" x 3/4"), flat package

# 1.3 Absolute maximum ratings. 1/

### 1.4 Recommended operating conditions.

Operating supply voltage	5.0 V dc ±10%
Case operating temperature range $(T_C)$	-55°C to +125°C
High level input voltage Low level input voltage	+2.0 V dc to V <sub>CC</sub> +1.0 V dc
Low level input voltage	-0.1 V dc to +0.8 V dc

17 Unless otherwise specified, all voltages are referenced to ground.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-	87649	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	•	SHEET 2	

DESC FORM 193A SEP 87

↑ U.S. GOVERNMENT PRINTING OFFICE 1987- 549-096

### 2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### REQUIREMENTS

- $3.1\,$  Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.2 Truth table. The truth table shall be as specified on figure 3.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 4.
  - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-	-87649	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE 1987—549-096

	TABLE	I. Elect	rical perf	ormance	characteris	itics.			<u>_</u> -
Test	   Symbol   	-55°C   V <sub>S</sub>   4.5 V <	onditions < T <sub>C</sub> < +12 S = 0.0 V, V <sub>CC</sub> < 5.5 herwise sp	V	  Group A  subgroups 	  Device   types 	Lim Min	its     Max	   Unit   
Supply current	l I I I	l  CE = OE =  are open,  at V <sub>CC</sub>	V <sub>IL</sub> , All I all other	/Os inputs	1, 2, 3	   A11   		120	l mA
Supply current (standby)	I SB	  CE = V <sub>IH</sub> ,    all other 	OE = V <sub>IL</sub> , inputs at	YCC	1, 2, 3	A11		60	mA 
Input leakage current	I I <sub>IL</sub>	V <sub>IN</sub> = 0.0	V to 5.5 V	•	1, 2, 3	A11		10	μA
Output leakage current	I <sub>OL</sub> 1/	  CE = OE =  V <sub>OUT</sub> = 0.0	V <sub>IH</sub> , V to 5.5	٧	1, 2, 3	A11		10	   μ <b>Α</b> 
Low level input voltage	Ι Ιν <sub>ΙL</sub> Ι				1, 2, 3	All	-1.0	0.8	V
High level input voltage	V <sub>IH</sub>				1, 2, 3	All	2.0	V <sub>CC</sub> +1	٧
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1	mA, V <sub>CC</sub> =	4.5 V	1, 2, 3	All		0.4	٧
High level output voltage	VOH	I <sub>OH</sub> = -400	μ <b>A, V</b> <sub>CC</sub> =	4.5 V	1, 2, 3	A11	2.4	[ [ ]	٧
Input capacitance	2/3/	V <sub>IN</sub> = 0.0  f = 1.0 MH;  See 4.3.1c	V, V <sub>CC</sub> = 5 z, T <sub>A</sub> = +2	.0 V 5°C	   4 	A11		!   6 	pF
Output capacitance	c <sub>0</sub> 2/ <u>3</u> /	V <sub>IN</sub> = 0.0 V  f = 1.0 MH;  See 4.3.1c	V, V <sub>CC</sub> = 5 z, T <sub>A</sub> = +2	.0 V 5 C	4	All		   10 	pF
Read cycle time	t <sub>ΑγΑγ</sub> <u>4</u> /	See figure	5		9,10,11	01 02 03	350 300 250	[ [ ]	ns
Address access time	t <sub>AVAQ</sub> 4/	See figure CE = OE = \	5 VIL		9,10,11	01   02   03		350 300 250	ns
Chip enable access time	t <sub>ELQV</sub> 4/	See figure OE = V <sub>IL</sub>	5		9,10,11	01   02   03		350 300 250	ns
See footnotes at end o	of table.								
STANDARI MILITARY DI		G	SIZE A			50	62-87649	·· <del>· · · · · · · · · · · · · · · · · · </del>	
DEFENSE ELECTRONIC DAYTON, OF	S SUPPLY			R	EVISION LEVE		SHEE	T 4	

□ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-09

ABLE I. <u>E</u>	lectrical p	erformance chara	cteristics -	Continu	ed.	<u> </u>	
Symbol	-55°C <u>&lt;</u>   V <sub>S</sub> S   4.5 V < V	T <sub>C</sub> < +125°C S = 0.0 V, V <sub>CC</sub> < 5.5 V 4/	subgroups		Lir	nits     Max	Unit
t <sub>OLQV</sub>	  See figure		9,10,11	A11     A11		100	l ns
t <sub>ELQX</sub> 2/	  See figure 	5	9,10,11	A11   	0		l ns
t <sub>EHOZ</sub> _2/_5/	  See figure 	5	9,10,11	A11	0	   80 	l ns
t <sub>OLQX</sub> 2/	  See figure 	5	9,10,11	A11	0	       	ns
<sup>t</sup> оноz <u>2</u> / <u>5</u> /	  See figure 	5	9,10,11	A11	0	80	ns
t <sub>AXQX</sub>	  See figure  CE = OE = V 	5 IL	9,10,11	A11	0		ns
twLwL 6/	  See figures 	s 6 and 7	9,10,11	A11		10	ms
	  See figures 	s 6 and 7	9,10,11	A11		10	ms
tavwl	See figures	6 and 7	9,10,11	All	0		ns
tAVEL	See figures	6 and 7	9,10,11	All I	0		ns
t <sub>WLAX</sub>	  See figures	s 6 and 7	9,10,11		150	 	ns
t <sub>ELAX</sub>	See figures	6 and 7	9,10,11		150	 	l ns
t <sub>ELWL</sub>	See figures	6 and 7	9,10,11	All	0		ns
tWLEL	See figures	6 and 7	9,10,11	All	0		ns
of table.			· · · · · · · · · · · · · · · · · · ·	···			<del></del>
	G	SIZE <b>A</b>		59	62-87649	)	
CS SUPPLY			REVISION LEV			ET	
	tolov  telox 2/  telox 2/  tolox 2/  tolox 2/  tolox 2/  tolox 2/  taxox  twlwl 6/  tavwl  tavel  twlax  telax  telwl  tulel  of table.	Symbol -55°C < 4.5 V < Vs. 5 ee figure  ELHOZ	Symbol  -55°C \leq T_C \leq +125°C \times T_S \leq 0.0 V, 4.5 V \leq V_{CC} \leq 5.5 V  4/\times otherwise specified  toLQV    See figure 5	Symbol   -55°C ≤ TC ≤ +125°C   Ycs = 0.0 V,	Symbol	Symbol   -55°C < T <sub>C</sub> < +125°C	Symbol

☆ U.S. GOVERNMENT PRINTING OFFICE 1987--549-096

TA	BLE I. E	Electrical p	erformance	e chara	teristics -	Continu	ed.		<del></del>
Test	Symbol	-55°C -	onditions  TC < +12  S = 0.0 V,  VCC < 5.5  herwise sp	5°C V 4/	Group A   subgroups	Device		mits   Max	Unit
CE hold after WE high	twheh	  See figure			9,10,11	All I	0	<u> </u>	ns
WE hold after CE high	t <sub>EHWH</sub>	  See figure	s 6 and 7		9,10,11	A11	0		ns
CE pulse width	t <sub>ELEH</sub>	  See figure 	s 6 and 7		9,10,11	A11	150		ns
WE pulse width	t <sub>WLWH</sub>	  See figure: 	s 6 and 7		9,10,11		150		ns
OE high setup time	t <sub>OHEL</sub> t <sub>OHWL</sub> 7/	  See figure:   	s 6, 7, 8,	and 9	9,10,11	All	10		ns
OE high hold time	twHOL teHOL 7/	  See figure:     	s 6, 7, 8,	and 9	9,10,11	All	10		ns
Write control recovery time	twhwL	  See figure: 	s 6 and 7		9,10,11	All	1	 	μS
Data valid time	t <sub>WLDV</sub>	  See figure 	6		9,10,11			   300 	l ns
Data setup time	t <sub>DVWH</sub> t <sub>DVEH</sub>	  See figure   	6		9,10,11	A71	100		l ns
Data setup time	twHDX teHDX	  See figure   	6		9,10,11	A11	15	     	l ns
Byte load cycle	twLwL	  See figure 	7		9,10,11	I I I	2	100	μs i
Data valid to next write	t <sub>DVWL</sub>	  See figure: 	s 8 and 9		9,10,11	A11	10	   	μS
		  See figure	10		9,10,11	A11	10	i	l ns
Data to WE setup time	t <sub>DVWL</sub> 7/	  See figure 	10		9,10,11	A11	10		ns
See footnotes at end o	of table.				····		<del></del>		·
STANDAR MILITARY D		lG	SIZE A			59	62-8764	9	
DEFENSE ELECTRONIC DAYTON, OF	CS SUPPLY				REVISION LEVE	4		<b>EET</b> 6	

☆ U.S. GOVERNMENT PRINTING OFFICE 1987 5494196

Test	Symbol	Conditions   -55°C <u>&lt;</u> T <sub>C</sub> <u>&lt;</u> +125°C		Device	l Lin	nits	Unit
		$V_{SS} = 0.0 \text{ V},$ $4.5 \text{ V} < V_{CC} < 5.5 \text{ V}$ unless otherwise specified	subgroups   	types	Min	   Max 	] [ ]
Data hold after WE high	t <sub>WHDX</sub>	  See figure 10 	9,10,11	All	50	! ! !	l l ns
Write enable pulse width	twLwH	  See figure 10 	   9,10,11 	A11	175	   	ns
WE high to CE hold time	twHEH	  See figure 10 	9,10,11	A11	50		ns
VOE to WE setup time	toHWL	  See figure 10 	9,10,11	All	10		l ns
VOE hold time	It <sub>WHOL</sub>	  See figure 10 	9,10,11	A11	10	   	l ns
Erase cycle time	twLwL 9/	  See figure 10	9,10,11	A11		10	ms

 $\underline{1}/$  Connect all address inputs and  $\overline{0E}$  to  $v_{IH}$  and measure  $I_{0L}$  with the output under test connected

to  $v_{\text{OUT}}$ . Tested initially and after any design changes that affect that parameter and guaranteed to the limits specified in table I.

3/ All pins not being tested are to be open. 4/ Output load: 1 TTL gate and  $C_L=100$  pF. Input rise and fall times: = <10 ns.

Input pulse levels:  $V_{IL} = 0.0 \text{ V}$ ,  $V_{IH} = 3.0 \text{ V}$ . Timing measurement reference level:

Inputs: 1.5 V.

Outputs: 1.5 V.
5/ Tested by inference only, but guaranteed to the limits of table I.

twww and telel for the byte write operations, define the time of the internal programming twind and teler for the byte write operations, define the time of the internal programming cycle (a maximum) this is equivalent to the minimum cycle time between write operations when neither data polling or toggle bit testing are employed.

7/ Data polling and toggle bit functionality, 100 percent tested ac parameters guaranteed by design.

8/ Data must be valid within 300 ns after the initiation of a write cycle.

9/ twind for the high voltage erase, defines the time of the internal programming cycle and is referenced in the above table to indicate a maximum limit, not an operation mode.

STANDA	ARDIZED
<b>MILITARY</b>	<b>DRAWING</b>

**DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE Α 5962-87649 **REVISION LEVEL** SHEET

DESC FORM 193A SEP 87

☼ U.S GOVERNMENT PRINTING OFFICE 1987---549-096

- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.9 Processing EEPROMs. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacture prior to delivery.
- 3.9.1 Erasure of EEPROMs. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.6 herein.
- 3.9.2 Programmability of EEPROMs. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and table I herein.
- 3.9.3 Verification of state of EEPROMs. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of reading the devices in accordance with the procedures and characteristics specified in 4.7. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and Inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply.
  - a. Burn-in test (method 1015 of Mil-STD-883).
    - (1) Test condition D using the circuit submitted with the certificate of compliance (see  $3.5 \, \text{herein}$ ).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
    - (3) Prior to burn-in, the devices shall be programmed with a topological alternating bit pattern. The pattern shall be read before and after burn-in. Devices having bits not in the proper state after burn-in shall constitute a device failure and shall be removed from the lot.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-	87649
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 8

☆ U.S. GOVERNMENT PRINTING OFFICE 1987-- 549-096

c. An endurance test including a data retention bake, in accordance with method 1033 of MIL-STD-883, prior to burn-in (e.g., may be performed at wafer sort) shall be included as part of the screening procedure with the following conditions:

### (1) Method A.

- (a) Cycling may be block, byte, or page at equipment room ambient temperature and shall cycle all bytes for a minimum 10,000 cycles.
- (b) After cycling, perform a high temperature unbiased storage for 2 hours 30 minutes at +250 °C minimum, or 24 hours at +170 °C minimum, or 72 hours at +150 °C minimum. All devices shall be programmed with a charge on all memory cells in each device, such that the cell will read opposite the state that the cell would read in its equilibrium state (e.g., worst case pattern).
- (c) Read the data retention pattern and test using subgroups 1, 7, and 9 minimum, (e.g., high temperature equivalent subgroups 2, 8A, and 10 may be used) after cycling and bake, but prior to burn-in. Devices having bits not in the proper state after storage shall constitute a device failure and shall be removed from the lot.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{\rm I}$  and  $C_{\rm O}$  measurements) shall be measured only for the initial test and after process or design changes which may affect input and output capacitance.


### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
  - Test condition D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	5962-87649			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 9	

DESC FORM 193A SEP 87

- Âr U.S. GOVERNMENT PRINTING OFFICE 1987 - 549 08




Parameter	Minimum	Maximum
Α	.082 (2.08)	.118 (3.00)
~ B	.015 (0.38)	.022 (0.56)
C	.003 (0.08)	.009 (0.23)
D	.712 (18.08)	.740 (18.80)
Ε	.404 (10.26)	.416 (10.57)
E1		.420 (10.67)
е	.050 (1.27)	bsc
L	.250 (6.35)	.370 (9.40)
Q	.010 (0.25)	.040 (1.02)
Ś		.045 (1.14)

## NOTES:


- Dimensions are in inches.
- Metric equivalents are given for general information only. Millimeters are in parentheses.
- Index area: a notch, tab, or pin one identification mark shall be located within the shaded area shown.
   El allows for alloy brazed overrun.
   Dimensions B and C increase by 3 mils maximum limit if tin plate/solder dip lead
- finish is applied.

FIGURE 1. Case outline Z.




DESC FORM 193A SEP 87


₩ U.S. GOVERNMENT PRINTING OFFICE




TO U.S. GOVERNMENT PRINTING OFFICE 1987 549 098




↑ U.S. GOVERNMENT PRINTING OFFICE:



☆ U.S. GOVERNMENT PRINTING OFFICE 1987—549-096





\*For each successive write within the page write operation,  $\rm A_5$  -  $\rm A_{12}$  should be the same or writes to an unknown address could occur.

FIGURE 7. Switching waveform (page write operation).




FIGURE 8. Switching waveform (data polling).

# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-87649 REVISION LEVEL SHEET 15

DESC FORM 193A SEP 87

- № O.S. GOVERNMENT PRINTING OFFICE 1987 (SPECIAL




TABLE II. Electrical test requirements. 1/

   MIL-STD-883 test requirements   	Subgroups     (per method     5005, table I)   
   Interim electrical parameters   (method 5004) 	
   Final electrical test parameters   (method 5004) 	1*,2,3,7*,8,     9,10,11
   Group A test requirements   (method 5005) 	1,2,3,4**,7, 8,9,10,11
Groups C and D end-point   electrical parameters   (method 5005)	1,2,3,7,8,9, 10,11

- $\underline{1}/$  Any subgroups at the same temperature may be combined when using a multifunction tester.
- \* PDA applies to subgroups 1 and 7.
- \*\* Indicates that subgroup 4 will only be performed during initial qualification or after any design or process changes that may affect capacitance.
- c. An endurance test, in accordance with method 1033 of MIL-STD-883, shall be added to group C, subgroup 1 inspection prior to performing the steady state life test. Cycling may be block, byte, or page on devices passing group A after completion of the requirements of 4.2 herein. The following conditions shall be met:
  - All bytes shall be cycled for a minimum 10,000 cycles at equipment room ambient temperature.
  - (2) After cycling, perform a high temperature unbiased storage for 2 hours 30 minutes at +250°C minimum, or 24 hours at +170°C minimum, or 72 hours at +150°C minimum. All devices shall be programmed with a charge on all memory cells in each device, such that the cell will read opposite the state that the cell would read in its equilibrium state (e.g., worst case pattern).
  - (3) Read the data retention pattern and test using subgroups 1, 7, and 9 minimum, (e.g., high temperature equivalent subgroups 2, 8A, and 10 may be used) after cycling and bake, but prior to burn-in. Devices having bits not in the proper state after storage shall constitute a device failure and shall be removed from the lot.
- 4.4 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.4.1 Voltage and current. All voltages given are referenced to the microcircuit  $V_{SS}$  terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	5962-87649				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET 17	

\$\text{\$\psi\$} U.S. GOVERNMENT PRINTING OFFICE 1987—549-096

- 4.5 Programming procedure method Al. The waveforms and timing relationships shown on figures 6 and 7 and the conditions specified in table I shall be adhered to.
- 4.5.1 Byte write operation. Information introduced by selectively programming "L" (logic 0 level) or "H" (logic 1 level) into the desired bit locations. A programmed "L" can be changed to a "H" by programming an "H", no erasure is necessary.
- 4.5.2 Page mode write operation. During a page mode write cycle, the bits of the selected bytes can be "H" or "L", and addresses within the page that do not require data change should not be selected, therefore, a page mode write cycle can be used to write data into two to sixty-four address locations within the same page.
- 4.5.3 <u>Data polling.</u> During the internal programming cycle after either a byte or page write operation, an attempt to read the last byte written will produce the complement of that data on I/O<sub>7</sub> (i.e., write data = 0XXX XXXX and read data = 1XXX XXXX). Once the programming cycle has completed, I/O<sub>7</sub> will reflect true data, (i.e., write data = 0XXX XXXX and read data = 0XXX XXXX). The waveforms and timing relationships shown on figures 6, 7, and 8, and conditions specified in table I shall be adhered to.
- 4.5.4 Toggle bit operation. While the internal programming cycle after either a byte or page write operation is in progress, the toggle bit,  $I/0_6$ , will alternate between "L" and "H" each time the device is read. Completion of the internal cycle is indicated when two successive read operations show  $I/0_6$  either "L" or "H" for both reads. The waveforms and timing relationships shown on figures 6, 7, and 9, and the conditions specified in table I shall be adhered to.
- 4.6 Erasing procedure. There are two forms of erasure, byte erasure and chip erasure, whereby the bits of the address selected will be erased.
- 4.6.1 Byte erasure. Byte erasure is performed in accordance with the waveforms and timing relationships shown on figure 6 and the conditions specified in table I.
- 4.6.2 High voltage chip erasure. High voltage chip erasure is performed in accordance with the waveforms and timing relationships shown on figure 10 and the conditions specified in table I.
- 4.7 Read mode operation. The device is in the read mode whenever the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  pins are at  $v_{\text{IL}}$ , and the WE pin is at  $v_{\text{IH}}$ . The waveforms and timing relationships shown on figure 5 and the test conditions specified in table I shall apply.
  - PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	5962-87649			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing   part number	Vendor   CAGE   number	Vendor similar part number <u>1</u> /	Replacement       Replacement       military specification       part number
5962-8764901XX	60395	X28256DMB-35	
5962-8764901YX	60395	X28256EMB-35	
5962-8764901ZX	60395	X28256FMB-35	
5962-8764902XX	60395	X28256DMB-30	
5962-8764902YX	60395	X28256EMB-30	
5962-8764902ZX	60395	X28256FMB-30	
5962-8764903XX	60395	X28256DMB-25	
5962-8764903YX	60395	X28256EMB-25	
5962-8764903ZX	60395	X28256FMB-25	

 $\frac{1}{2}$  Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 60395 Vendor name and address

Xicor, Incorporated 851 Buckeye Court Milpitas, CA 95035

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

½ U.S. GOVERNMENT PRINTING OFFICE 1987--549-096