




4-Bit Register/With Non-Inverting Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/35002

LOGIC DIAGRAM



FUNCTION TABLE			
Inputs			Output
S	I ₀	I ₁	Q
L	L	X	L
L	h	X	h
h	X	L	L
h	X	h	H

L = LOW Voltage Level one setup time prior to the
LOW-to-HIGH clock transition
h = HIGH Voltage Level one setup time prior to the
LOW-to-HIGH clock transition
L = LOW Voltage Level
H = HIGH Voltage Level
X = Immaterial

Military 54F399



AVAILABLE AS:

- 1) JAN: 38510/35002BXA
- 2) SMD: N/A
- 3) 883: 54F399/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2


THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

PIN ASSIGNMENTS



FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
S	1	1	2	V _{CC}
Q _A	2	2	3	OPEN
I _{0A}	3	3	4	V _{CC}
I _{1A}	4	4	5	V _{CC}
I _{1B}	5	5	7	V _{CC}
I _{0B}	6	6	8	V _{CC}
Q _B	7	7	9	OPEN
GND	8	8	10	GND
CP	9	9	12	V _{CC}
Q _C	10	10	13	OPEN
I _{0C}	11	11	14	V _{CC}
I _{1C}	12	12	15	V _{CC}
I _{1D}	13	13	17	V _{CC}
I _{0D}	14	14	18	V _{CC}
Q _D	15	15	19	OPEN
V _{CC}	16	16	20	V _{CC}

BURN-IN CONDITIONS:
V_{CC} = 5.0 V MIN/6.0 V MAX

CONNECTION DIAGRAM





TEST CIRCUIT AND WAVEFORM



NOTES:

1. Pulse generator has the following characteristics:
 $t_r = t_f \leq 2.5$ ns, $PRR \leq 1.0$ MHz, $Z_{OUT} \approx 50 \Omega$.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. $R_L = 500 \Omega \pm 5.0\%$.

TEST CIRCUIT AND WAVEFORM

**NOTES:**

1. Inputs not under test are at 2.7 V or GND as specified in table.
2. $C_L = 50\text{ pF} \pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
3. $R_L = 500\ \Omega \pm 5.0\%$.
4. f_{MAX} output is $1/2$ of the input frequency.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical “1” Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = –1.0 mA, V _{IH} = 2.0 V, V _{IL} = 0.8 V, S = 0.8 V or 2.0 V, CP = (See Note 1), other inputs are open.
V _{OL}	Logical “0” Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OH} = 20 mA, V _{IH} = 2.0 V, V _{IL} = 0.8 V, S = 0.8 V or 2.0 V, CP = (See Note 1), other inputs are open.
V _{IC}	Input Clamping Voltage		–1.2					V	V _{CC} = 4.5 V, I _{IN} = –18 mA, other inputs are open.
I _{IH}	Logical “1” Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, (other inputs are open).
I _{IHH}	Logical “1” Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, (other inputs are open).
I _{OS}	Output Short Circuit Current	–60	–150	–60	–150	–60	–150	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other inputs are open, V _{OUT} = 0 V, CP = (See Note 1)..
I _{IL}	Logical “0” Input Current	–0.03	–0.6	–0.03	–0.6	–0.03	–0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open.
I _{OD}	Diode Current	60		60		60		mA	V _{CC} = 4.5 V, V _{IN} = 0 V, CP = (See Note 1), V _{OUT} = 2.25 V.
I _{CC}	Power Supply Current Off		34		34		34	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs), CP = (See Note 1).
V _{IH}	Logical “1” Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical “0” Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at), V _{CC} = 5.5 V, V _{INL} = 0.5 V, V _{INH} = 2.5 V.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output High-Low	1.5	7.5	1.5	11.5	1.5	11.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH1}	Propagation Delay /Data-Output Low-High	1.5	9.0	1.5	9.5	1.5	9.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
f _{MAX}	Maximum Clock Frequency	100		80		80		MHz	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.

NOTES:

1. Apply all voltages, then apply 3.0 V, 0 V, 3.0 V to CP then make measurements.