# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# Advance Information

# 1M×4 CMOS Dynamic RAM

# Page Mode

The MCM514400 is a  $0.8\mu$  CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514400 requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a standard 350-mil-wide J-lead small outline package, and a 100-mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM514400 = 16 ms
   MCM51L4400 = 128 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514400-80 and MCM51L4400-80 = 80 ns (Max)

MCM514400-10 and MCM51L4400-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM514400-80 and MCM51L4400-80 = 578 mW (Max)

MCM514400-10 and MCM51L4400-10 = 495 mW (Max)

Low Standby Power Dissipation:


MCM514400 and MCM51L4400 = 11 mW (Max, TTL Levels)

MCM514400 = 5.5 mW (Max, CMOS Levels)

PIN ASSIGNMENT

MCM51L4400 = 2.2 mW (Max, CMOS Levels)

# MCM514400 MCM51L4400



PIN NAMES						
A0-A9 Address Input						
DQ0-DQ3 Data input/Output						
G Enable						
W Read/Write Input						
RAS Row Address Strobe						
CAS Column Address Strobe						
V <sub>CC</sub> Power (+5 V)						
V <sub>SS</sub> Ground						

# 

RAS [	4	23	CAS
A9 [	5	22	Jē
A0 [	9	18	BA [
A1 [	10	17	D A7
A2 [	11	16	] A6
A3 [	12	15	] A5
v <sub>CC</sub> (	13	14	A4
		-	J

# ZIG-ZAG IN-LINE


G	1,	2	
DQ2	3_	4	CAS
VSS	5 ==	6_	003
DQ1	<i>]</i> _	8	DQO
RAS	9_	==	W
AO	11	10	<b>A9</b>
A2	<u>13</u>	12	<b>A</b> 1
VCC	15 t	14	A3
A5	17	<u>16</u>	<b>A4</b>
	19	<u>18</u>	A6
<b>A</b> 7	==,	<u>20</u>	<b>A8</b>

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MOTOROLA

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	٧
Data Out Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	۰c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub>=5.0 V  $\pm$ 10%, T<sub>A</sub>=0 to 70°C, Unless Otherwise Noted)

### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V	1
	VSS	0	0	0	1	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0		0.8	V	1

### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM514400-80 and MCM51L4400-80, t <sub>RC</sub> = 150 ns MCM514400-10 and MCM51L4400-10, t <sub>RC</sub> = 180 ns	ICC1	-	105 90	mA	2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )	ICC2		2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS only Refresh Cycles (CAS=V <sub>IH</sub> ) MCM514400-80 and MCM51L4400-80, t <sub>RC</sub> = 150 ns MCM514400-10 and MCM51L4400-10, t <sub>RC</sub> = 180 ns	ICC3	_	105 90	mA	2
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle ( <del>RAS</del> = V <sub>IL</sub> ) MCM514400-80 and MCM51L4400-80, t <sub>PC</sub> = 45 ns MCM514400-10 and MCM51L4400-10, t <sub>PC</sub> = 55 ns	ICC4		70 <b>6</b> 0	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V) MCM514400 MCM51L4400	I <sub>CC5</sub>	_ _	1.0 400	mA μA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM514400-80 and MCM51L4400-80, t <sub>RC</sub> = 150 ns MCM514400-10 and MCM51L4400-10, t <sub>RC</sub> = 180 ns	ICC6	_ _	105 90	mA	2
$V_{CC}$ Power Supply Current, Battery Backup Mode — MCM51L4400 only $(t_{RC} = 125 \ \mu s; \ t_{RAS} = 1 \ \mu s; \ \overline{CAS} = \overline{CAS}$ Before $\overline{RAS}$ Cycle or 0.2 V; A0-A9, $\overline{G}$ , $\overline{W}$ , DQ0-DQ3 = V <sub>CC</sub> - 0.2 V or 0.2 V)	I <sub>CC7</sub>	-	500	μΑ	
Input Leakage Current (0 V≤Vin≤6.5 V)	lkg(I)	- 10	10	μΑ	
Output Leakage Current ( <del>CAS</del> = V <sub>IH</sub> , 0 V ≤ V <sub>OUt</sub> ≤ 5.5 V)	l <sub>lkg</sub> (O)	- 10	10	μА	
Output High Voltage (IOH = -5 mA)	Voн	2.4	_	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	_	0.4	v	

# CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes	
Input Capacitance	A0-A9	C <sub>in</sub>	5	pF	4
	G, RAS, CAS, W		7	pF	4
I/O Capacitance (CAS=VIH to Disable Output)	DQ0-DQ3	C <sub>I/O</sub>	7	pF	4

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta t/\Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub>=5.0 V  $\pm$ 10%, T<sub>A</sub>=0 to 70°C, Unless Otherwise Noted)

# READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Syr	Symbol		MCM514400-80 MCM51L4400-80		14400-10 L4400-10	Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Random Read or Write Cycle Time	†RELREL	tRC	150	_	180	_	ns	5
Read-Write Cycle Time	tRELREL	<sup>t</sup> RWC	205	_	245	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	60	<u> </u>	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRWC	105		125		ns	
Access Time from RAS	tRELQV	t <sub>RAC</sub>	-	80	_	100	ns	6, 7
Access Time from CAS	tCELQV	†CAC	_	20	_	25	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	40		50	ns	6, 9
Access Time from Precharge CAS	†CEHQV	<sup>t</sup> CPA	_	45	_	55	ns	6
CAS to Output in Low-Z	<sup>†</sup> CELQX	tCLZ	0		0	_	ns	6
Output Buffer and Turn-Off Delay	<sup>‡</sup> CEHQZ	<sup>t</sup> OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	ŧт	۲ī	3	50	3	50	ns	
RAS Precharge Time	tREHREL	tRP	60	_	70	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	tRAS	80	10,000	100	10,000	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	80	200,000	100	200,000	ns	
RAS Hold Time	†CELREH	tRSH	20	_	25	_	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	80	_	100	_	ns	
CAS Pulse Width	†CELCEH	t <sub>CAS</sub>	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	60	25	75	ns	11
RAS to Column Address Delay Time	t <sub>RELAV</sub>	tRAD	15	40	20	50	ns	12
CAS to RAS Precharge Time	tCEHREL	<sup>t</sup> CRP	5	_	10	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	<sup>1</sup> AVREL	†ASR	0	_	0	1 –	ns	
Row Address Hold Time	tRELAX	tRAH	10	_	15		ns	
Column Address Setup Time	1AVCEL	tASC	0		0	<u> </u>	ns	
Column Address Hold Time	†CELAX	tCAH	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	tRELAX	t <sub>AR</sub>	60	_	75		ns	
Column Address to RAS Lead Time	tAVREH	tRAL	40	_	50		ns	


(continued)


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>|H</sub> and V<sub>|L</sub> (or between V<sub>|H</sub> and V<sub>|H</sub>) in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T<sub>A</sub>≤70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200  $\mu$ A, +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- 7. Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub> (max).
- 8. Assumes that tRCD≥tRCD (max).
- 9. Assumes that t<sub>RAD</sub>≥t<sub>RAD</sub> (max).
- 10. topp (max) and/or tgz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.


READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Syı	Symbol		MCM514400-80 MCM51L4400-80		14400-10  L4400-10	Unit	Notes
		Alternate	Min	Max	Min	Max	]	
Read Command Setup Time	tWHCEL.	tRCS	0	_	0		ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	†REHWX	tRRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	tWCR	60	_	75	_	ns	
Write Command Pulse Width	tWLWH	tWP	15	_	20	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	25	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	†CELDX	<sup>t</sup> DH	15	_	20	-	ns	14
Data In Hold Time Referenced to RAS	tRELDX	tDHR	60	_	75		ns	
Refresh Period MCM514400 MCM51L4400	tRVRV	<sup>t</sup> RFSH	- -	16 128	_	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		ns	15
CAS to Write Delay	<sup>t</sup> CELWL	tCWD	50	_	60		ns	15
RAS to Write Delay	tRELWL	<sup>t</sup> RWD	110	_	135		ns	15
Column Address to Write Delay Time	†AVWL	†AWD	70	_	85		ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	75	_	90	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	<sup>t</sup> CSR	5	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	15	_	20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	<sup>t</sup> CEHCEL	tCPT	40	_	50	_	ns	
RAS Hold Time Referenced to G	tGLREH	tROH	10	_	20	_	ns	
G Access Time	tGLQV	t <sub>GA</sub>	_	20	_	25	ns	
G to Data Delay	tGLHDX	<sup>t</sup> GD	20	_	25	_	ns	
Output Buffer Turn-Off Delay Time from G	tGHQZ	<sup>t</sup> GZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	<sup>t</sup> GH	20		25	_	ns	
Write Command Setup Time (Test Mode)	<sup>‡</sup> WLREL	twrs	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	tWTH	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	tWRH	10	_	10	_	ns	


- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.
- 15. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS≥tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD≥tCWD (min), tRWD≥tRWD (min), tAWD≥tAWD (min), and tCPWD≥tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.









# **FAST PAGE MODE READ-WRITE CYCLE**




# RAS ONLY REFRESH CYCLE (W and G are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




### **HIDDEN REFRESH CYCLE (READ)**



# **HIDDEN REFRESH CYCLE (EARLY WRITE)**



# **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



#### **DEVICE INITIALIZATION**

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (trah) specification is met (and defines transmum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the 1M×4 RAM: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both  $\overline{CAS}$  and output enable  $(\overline{G})$  control read access time:  $\overline{CAS}$  must be active before or at tRCD maximum and  $\overline{G}$  must be active tRAC-tGA (both minimum) after  $\overline{RAS}$  active transition to guarantee valid data out (Q) at tRAC (access time from  $\overline{RAS}$  active transition). If the tRCD maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the  $\overline{CAS}$  or  $\overline{G}$  clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transfer transition, respectively, to maintain the data at that bit location. Once RAS

transitions to inactive, it must remain inactive for a minimum time of the to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  clocks are active. When either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock transitions to inactive, the output will switch to High Z (three-state) topp or the transition.

#### **WRITE CYCLE**

The user can write to the DRAM with any of four cycles; early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>|L</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{\text{CAS}}$ . Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twcs before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for trwl and tcwl, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers and  $\overline{G}$  disabled.

A late write cycle (referred to as  $\overline{G}$ -controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition,  $(t_{RCD}+t_{CWD}+t_{RWL}+2t_T) \leq t_{RAS}$ , if other timing minimums  $(t_{RCD},t_{RWL})$  and  $t_T$ ) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but outputs are switched off by  $\overline{G}$  inactive transition, which is required to write to the device. Q may be indeterminate—see note 15 of AC operating conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{G}$  must remain inactive for  $t_{GH}$  after  $\overline{W}$  active transition to complete the write cycle.

### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for t<sub>CWD</sub> minimum after the  $\overline{CAS}$  active transition, to guarantee valid  $\Omega$  before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M $\times$ 4 dynamic RAM. Read access time in page mode (t<sub>CAC</sub>) is typically half the regular  $\overline{RAS}$  clock access time, t<sub>RAC</sub>. Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are  $\frac{\text{met}}{\text{RAS}}$  remains low (V<sub>II</sub>).

The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first page mode cycle (tpc or tpRWc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM514400 require refresh every 16 milliseconds, while refresh time for the MCM51L4400 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514400, and 124.8 microseconds for the MCM51L4400. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM51L4400 and 128 milliseconds on the MCM51L4400.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

### **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### **CAS** Before **RAS** Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. Ex-

ternal address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twnp before and time twnh after RAS active transition to prevent switching the device into a test mode cycle.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode cycle) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read
  "1" out and write "0" into the cell by performing the CAS
  before RAS refresh counter test, read-write cycle.
  Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

#### **TEST MODE**

The internal organization of this device (512K×8) allows it to be tested as if it were a 512K×1 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of the eight 512K blocks (B0-B7) in parallel. External data out is determined by the internal test mode logic of the device. See truth table and test mode block diagram following.

Test mode is enabled by performing a test mode cycle (see test mode timing diagram and parameter specifications

table). Test mode is disabled by a RAS only refresh cycle or CAS before RAS refresh cycle. The test mode performs refresh with the internal refresh counter like a CAS before RAS refresh.

**Test Mode Truth Table** 

D	B0, B1	B2, B3	B4, B6	B6, B7	d
0	0	0	0	0	1
1	1	1	1	1	1
	0				

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V<sub>CC</sub>=5.0 V  $\pm$  10%, T<sub>A</sub>=0 to 70°C, Unless Otherwise Noted)

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


Parameter	Syı					MCM514400-10 MCM51L4400-10		Notes
	Standard	Alternate	Min	Max	Min	Max	1	
Random Read or Write Cycle Time	†RELREL	<sup>t</sup> RC	155	_	185	Î -	ns	5
Read-Write Cycle Time	tRELREL	tRWC	210	_	250	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	55	_	65	1 –	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRWC	115	_	135	_	ns	
Access Time from RAS	tRELQV	†RAC	_	85	_	105	ns	6, 7
Access Time from CAS	tCELQV	*CAC	_	25	_	30	ns	6, 8
Access Time from Column Address	tAVQV	tAA		45	_	55	ns	6, 9
Access Time from Precharge CAS	tCEHQV	tCPA	_	50	_	60	ns	6
RAS Pulse Width	tRELREH	tRAS	85	10,000	105	10,000	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	85	200,000	105	200,000	ns	
RAS Hold Time	tCELREH	tRSH	25	_	30	_	ns	
CAS Hold Time	†RELCEH	tCSH	85	_	105		ns	
CAS Pulse Width	†CELCEH	tCAS	25	10,000	30	10,000	ns	
Column Address to RAS Lead Time	†AVREH	<sup>t</sup> RAL	45	_	55		ns	
CAS to Write Delay	†CELWL	tCWD	55	_	65	1 -	ns	10
RAS to Write Delay	tRELWL	tRWD	115	_	140	-	ns	10
Column Address to Write Delay Time	†AVWL	†AWD	75	_	90		ns	10
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	85	<b>1</b> – <b>1</b>	95		ns	10
G Access Time	tGLQV	tGA	_	25	_	30	ns	
G Command Hold Time	tWLGL	<sup>t</sup> GH	25	_	30	-	ns	

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200  $\mu$ A, +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- 7. Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub> (max).
- 8. Assumes that t<sub>RCD</sub>≥t<sub>RCD</sub> (max).
- 9. Assumes that t<sub>RAD</sub>≥t<sub>RAD</sub> (max).
- 10. tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS≥tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD≥tCWD (min), tRWD≥tRWD (min), tAWD≥tAWD (min), and tCPWD≥tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


### **TEST MODE BLOCK DIAGRAM**



# TEST MODE CYCLE (G and A0 to A9 are Don't Care)




# ORDERING INFORMATION (Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

### **PACKAGE DIMENSIONS**

#### J PACKAGE PLASTIC CASE 822A-01



-A-	Z PACKAGE ZIG-ZAG IN-LINE
0	CASE 836-02
	-T- SEATING
	PLANE RANE RANE
D 20 PL    1	J S S
<del>(************************************</del>	C H / I

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	8.77	9.01	0.345	0.355
С	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.64	_	0.025	_
L	2.54 BSC		0.100 BSC	
N	0.89	1.14	0.035	0.045
P	9.66	9.90	0.380	0.390
R	7.88	8.25	0.310	0.325
S	0.77	1.01	0.030	0.040

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.
- 5. DIM R TO BE DETERMINED AT DATUM -T-.
- FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.53	25.90	1.005	1.020
В	8.59	8.89	0.338	0.350
С	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27 BSC		0.050 BSC	
Н	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
L	0.64 BSC		0.025 BSC	
М	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

# NOTES:

- DIMENSIONING AND TOLERANCING PER
  ANSI Y14 5M, 1982
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "H" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSIONS "A", "B", AND "S" DO NOT INCLUDE MOLD PROTRUSION.
- 5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010).

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.
JAPAN: Nippon Motorola Ltd.; 3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan.





014245 🗶 \_ 🗴

MCM514400 • MCM51L4400