Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MCF51QE128


Rev. 3, 06/2007

MCF51QE128 Series

Covers: MCF51QE128, MCF51QE64

- 32-Bit Version 1 ColdFire® Central Processor Unit (CPU)
 - Up to 50.33-MHz ColdFire CPU from 3.6V to 2.1V, and 20-MHz CPU at 2.1V to 1.8V across temperature range of -40°C to 85°C
 - Provides 0.94 Dhrystone 2.1 MIPS per MHz performance when running from internal RAM (0.76 DMIPS/MHz from flash)
 - Implements Instruction Set Revision C (ISA C)
 - Support for up to 30 peripheral interrupt requests and seven software interrupts
- · On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two low power stop modes; reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
 - Very low power external oscillator can be used in stop3 mode to provide accurate clock to active peripherals
 - Very low power real time counter for use in run, wait, and stop modes with internal and external clock sources
 - 6 μs typical wake up time from stop modes
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator;
 Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) FLL controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation; supports CPU freq. from 2 to 50.33 MHz
- · System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection

MCF51QE128





- Development Support
 - Single-wire background debug interface
 - 4 PC plus 2 address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
 - 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- ADC 24-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
- ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
- SCIx Two SCIs with full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
- SPIx—Two serial peripheral interfaces with Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; MSB-first or LSB-first shifting
- IICx Two IICs with; Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- TPMx One 6-channel and two 3-channel; Selectable input capture, output compare, or buffered edge- or center-aligned PWMs on each channel
- RTC 8-bit modulus counter with binary or decimal based prescaler; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components
- Input/Output
 - 70 GPIOs and 1 input-only and 1 output-only pin
 - 16 KBI interrupts with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins.
 - SET/CLR registers on 16 pins (PTC and PTE)
 - 16 bits of Rapid GPIO connected to the CPU's high-speed local bus with set, clear, and toggle functionality

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Table of Contents

1	MCF	51QE128 Series Comparison		3.10.2 TPM Module Timing	23
2	Pin A	ssignments5		3.10.3 SPI Timing	24
3	Elect	rical Characteristics		3.10.4 Analog Comparator (ACMP) Electricals	27
	3.1	Introduction		3.10.5 ADC Characteristics	27
	3.2	Parameter Classification		3.10.6 Flash Specifications	30
	3.3	Absolute Maximum Ratings		3.11 EMC Performance	30
	3.4	Thermal Characteristics10		3.11.1 Radiated Emissions	31
	3.5	ESD Protection and Latch-Up Immunity		3.11.2 Conducted Transient Susceptibility	31
	3.6	DC Characteristics	4	Ordering Information	32
	3.7	Supply Current Characteristics	5	Package Information	32
	3.8	External Oscillator (XOSC) Characteristics		5.1 Mechanical Drawings	32
	3.9	Internal Clock Source (ICS) Characteristics	6	Product Documentation	
	3.10	AC Characteristics	7	Revision History	37
		3.10.1 Control Timing		•	




Figure 1. MCF51QE128 Series Block Diagram

4

1 MCF51QE128 Series Comparison

The following table compares the various device derivatives available within the MCF51QE128 series.

Table 1. MCF51QE128 Series Features by MCU and Package

Feature	MCF51	QE128	MCF51QE64		
Flash size (bytes)	131072		65536		
RAM size (bytes)	81	92	4096		
Pin quantity	80	64	64		
Version 1 ColdFire core		ує	es		
ACMP1		ує	es		
ACMP2		ує	es		
ADC channels	24	22	22		
DBG		ує	es		
ICS		ує	es		
IIC1		ує	es		
IIC2	yes				
KBI	16				
Port I/O ^{1, 2}	70	54	54		
Rapid GPIO		ує	es		
RTC		ує	es		
SCI1		ує	es		
SCI2		ує	es		
SPI1		ує	es		
SPI2	yes				
External IRQ	yes				
TPM1 channels	3				
TPM2 channels	3				
TPM3 channels		(6		
XOSC		ye	es		

Port I/O count does not include the input-only PTA5/IRQ/TPM1CLK/RESET or the output-only PTA4/ACMP1O/BKGD/MS.

² 16 bits associated with Ports C and E are shadowed with ColdFire Rapid GPIO module.

2 Pin Assignments

This section describes the pin assignments for the available packages. See Table 1 for pin availability by package pin-count.




Figure 2. Pin Assignments in 80-Pin LQFP




Figure 3. Pin Assignments in 64-Pin LQFP Package

Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority

1 1 PTD1 KBI2P1 MOSI2 2 2 PTD0 KBI2P0 SPSCK2 3 3 PTH7 SDA2 4 4 PTH6 SCL2 5 — PTH5 6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	lt 3 Alt 4
2 2 PTD0 KBI2P0 SPSCK2 3 3 PTH7 SDA2 4 4 PTH6 SCL2 5 — PTH5 6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	
3 3 PTH7 SDA2 4 4 PTH6 SCL2 5 — PTH5 6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	
4 4 PTH6 SCL2 5 — PTH5 6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	
5 — PTH5 6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	
6 — PTH4 7 5 PTE7 RGPIO7 TPM3CLK 8 6	
7 5 PTE7 RGPIO7 TPM3CLK 8 6	
8 6	
	V _{DD}
9 7	V_{DDAD}
10 8	V _{REFH}
11 9	V _{REFL}
12 10	V _{SSAD}
13 11	V _{SS}
14 12 PTB7 SCL1	EXTAL
15 13 PTB6 SDA1	XTAL
16 — PTH3	
17 — PTH2	
18 14 PTH1	
19 15 PTH0	
20 16 PTE6 RGPIO6	
21 17 PTE5 RGPIO5	
22 18 PTB5 TPM1CH1 SS1	
23 19 PTB4 TPM2CH1 MISO1	
24 20 PTC3 RGPIO11 TPM3CH3	
25 21 PTC2 RGPIO10 TPM3CH2	
26 22 PTD7 KBI2P7	
27 23 PTD6 KBI2P6	
28 24 PTD5 KBI2P5	
29 — PTJ7	
30 — PTJ6	
31 — PTJ5	
32 — PTJ4	
33 25 PTC1 RGPIO9 TPM3CH1	
34 26 PTC0 RGPIO8 TPM3CH0	
35 27 PTF7	ADP17
36 28 PTF6	ADP16
37 29 PTF5	ADP15
38 30 PTF4	ADP14
39 31 PTB3 KBI1P7 MOSI1 ¹	ADP7
40 32 PTB2 KBI1P6 SPSCK1	ADP6

Pin Assignments

Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority (continued)

Pin Number		Lowest		Priority	\longrightarrow	Highest
80	64	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
41	33	PTB1	KBI1P5	TxD1		ADP5
42	34	PTB0	KBI1P4	RxD1		ADP4
43	_	PTJ3				
44	_	PTJ2				
45	35	PTF3				ADP13
46	36	PTF2				ADP12
47	37	PTA7	TPM2CH2			ADP9
48	38	PTA6	TPM1CH2			ADP8
49	39	PTE4	RGPIO4			
50	40					V_{DD}
51	41					V _{SS}
52	42	PTF1				ADP11
53	43	PTF0				ADP10
54	_	PTJ1				
55	_	PTJ0				
56	44	PTD4	KBI2P4			
57	45	PTD3	KBI2P3	SS2		
58	46	PTD2	KBI2P2	MISO2		
59	47	PTA3	KBI1P3	SCL1 ²		ADP3
60	48	PTA2	KBI1P2	SDA1		ADP2
61	49	PTA1	KBI1P1	TPM2CH0	ADP1	ACMP1-
62	50	PTA0	KBI1P0	TPM1CH0	ADP0	ACMP1+
63	51	PTC7	RGPIO15	TxD2		ACMP2-
64	52	PTC6	RGPIO14	RxD2		ACMP2+
65	_	PTG7				ADP23
66	_	PTG6				ADP22
67	_	PTG5				ADP21
68	_	PTG4				ADP20
69	53	PTE3	RGPIO3	SS1		
70	54	PTE2	RGPIO2	MISO1		
71	55	PTG3				ADP19
72	56	PTG2				ADP18
73	57	PTG1				
74	58	PTG0				
75	59	PTE1	RGPIO1	MOSI1		
76	60	PTE0	RGPIO0	TPM2CLK	SPSCK1	
77	61	PTC5	RGPIO13	TPM3CH5		ACMP2O
78	62	PTC4	RGPIO12	TPM3CH4	RSTO	
79	63	PTA5	IRQ	TPM1CLK	RESET	
80	64	PTA4 ³	ACMP10	BKGD	MS	

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

- SPI1 pins (SS1, MISO1, MOSI1, and SPSCK2) can be repositioned using SPI1PS in SOPT2. Default locations are PTB5, PTB4, PTB3, and PTB2.
- ² IIC1 pins (SCL1 and SDA1) can be repositioned using IIC1PS in SOPT2. Default locations are PTA3 and PTA2, respectively.
- ³ The PTA4/ACMP1O/BKGD/MS is limited to output only for the port I/O function.

3.1 Introduction

This section contains electrical and timing specifications for the MCF51QE128 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.				
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.				
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.				
D	Those parameters are derived mainly from simulations.				

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{\rm I/O}$ into account in power calculations, determine the difference between actual pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ will be very small.

Table 5. Thermal Characteristics

	Rating	Symbol	Value	Unit	
Operation (package	ng temperature range ged)	T _A	T _L to T _H -40 to 85	°C	
Maximu	ım junction temperature	T _{JM}	95	°C	
	l resistance e-layer board				
	64-pin LQFP	Δ	69	°C/W	
	80-pin LQFP	$\theta_{\sf JA}$	60	C/VV	
Thermal resistance Four-layer board					
	64-pin LQFP	0	50	°C/W	
	80-pin LQFP	$\theta_{\sf JA}$	47	C/VV	

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{\Delta} + (P_{D} \times \theta_{J\Delta})$$
 Eqn. 1

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

where:

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_I (if $P_{I/O}$ is neglected)

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A.

ESD Protection and Latch-Up Immunity 3.5

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 6. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin	_	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Lateri-up	Maximum input voltage limit		7.5	V

MCF51QE128 Series Advance Information Data Sheet, Rev. 3 Freescale Semiconductor 11

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	± 2000		V
2	Machine model (MM)	V_{MM}	± 200	_	V
3	Charge device model (CDM)	V _{CDM}	± 500	_	V
4	Latch-up current at T _A = 85°C	I _{LAT}	± 100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 8. DC Characteristics


Num	С	Char	acteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
1		Operating Voltage				1.8		3.6	V
	С	Output high voltage	All I/O pins, low-drive strength		1.8 V, I _{Load} = -2 mA	V _{DD} - 0.5	_	_	
2	Р	_	All I/O pins,	V _{OH}	$2.7 \text{ V}, I_{Load} = -10 \text{ mA}$	V _{DD} – 0.5	_	_	V
	Τ		high-drive strength		$2.3 \text{ V}, I_{\text{Load}} = -6 \text{ mA}$	V _{DD} – 0.5	_	_	
	O				1.8V, $I_{Load} = -3 \text{ mA}$	V _{DD} – 0.5	_		
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}			_	100	mA
	С	Output low voltage	All I/O pins, low-drive strength		1.8 V, I _{Load} = 2 mA		_	0.5	
4	Р	_	All I/O pins,	V _{OL}	2.7 V, I _{Load} = 10 mA	_	_	0.5	V
	Т		high-drive strength		2.3 V, I _{Load} = 6 mA	_	_	0.5	
	C				1.8 V, I _{Load} = 3 mA	_	_	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}			_	100	mA
6	Р	Input high	all digital inputs	V _{IH}	$V_{DD} > 2.7 \text{ V}$	$0.70 \times V_{DD}$	_	_	
	O	voltage		· III	$V_{DD} > 1.8 \text{ V}$	$0.85 \times V_{DD}$	_		V
7	Р	Input low voltage	all digital inputs	V _{IL}	$V_{DD} > 2.7 \text{ V}$		_	0.35 x V _{DD}	
,	C			VIL.	V _{DD} >1.8 V		_	0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}		0.06 x V _{DD}	_	_	mV
9	Р	Input leakage current	all input only pins (Per pin)	I _{In}	$V_{In} = V_{DD}$ or V_{SS}	_	0.1	1	μΑ
10	Р	Hi-Z (off-state) leakage current	all input/output (per pin)	I _{OZ}	$V_{In} = V_{DD}$ or V_{SS}	_	0.1	1	μА
11	Р	Pull-up resistors	all digital inputs, when enabled	R _{PU}		17.5	_	52.5	kΩ

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

Num	С	Ch	aracteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
		DC injection	Single pin limit			-0.2	_	0.2	mA
12	D	current ^{2, 3, 4}	Total MCU limit, includes sum of all stressed pins		$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
13	С	Input Capacitano	e, all pins	C _{In}		_	_	8	pF
14	С	RAM retention vo	oltage	V_{RAM}		_	0.6	1.0	V
15	С	POR re-arm volta	age ⁵	V_{POR}		0.9	1.4	2.0	V
16	D	POR re-arm time)	t _{POR}		10	_	_	μS
17	Р	Low-voltage dete	ection threshold —	V _{LVDH}	V _{DD} falling V _{DD} rising	2.08 2.16	2.1 2.19	2.2 2.27	V
18	Р	Low-voltage detellow range	ection threshold —	V _{LVDL}	V _{DD} falling V _{DD} rising	1.80 1.88	1.82 1.90	1.91 1.99	V
19	Р	Low-voltage war	ning threshold —	V_{LVWH}	V _{DD} falling V _{DD} rising	2.36 2.36	2.46 2.46	2.56 2.56	٧
20	Р	Low-voltage war	ning threshold —	V _{LVWL}	V _{DD} falling V _{DD} rising	2.08 2.16	2.1 2.19	2.2 2.27	٧
21	Р	Low-voltage inhib	oit reset/recover hysteresis	V _{hys}		_	80	_	mV
22	Р	Bandgap Voltage	e Reference ⁶	V_{BG}		1.19	1.20	1.21	V

Typical values are measured at 25°C. Characterized, not tested

⁶ Factory trimmed at V_{DD} = 3.0 V, Temp = 25°C






Figure 4. Pull-up and Pull-down Typical Resistor Values

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

 $^{^2}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁴ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

Maximum is highest voltage that POR is guaranteed.




Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)
	Р	Run supply current		25.165 MHz		33.4	TBD		
1	Т	FEI mode, all modules on	RI _{DD}	20 MHz	3	28.0	TBD	mA	–40 to 85°C
'	Т		מטואי	8 MHz	3	13.2	TBD		- 1 0 to 05 C
	Т			1 MHz		2.4	TBD		
	С	Run supply current		25.165 MHz		27.4	TBD		
2	Т	FEI mode, all modules off	RI _{DD}	20 MHz	3	22.9	TBD	mA	–40 to 85°C
	Т		טטויי	8 MHz	J	11.3	TBD] ''''	40 10 00 0
	Т			1 MHz		2.0	TBD		
3	Т	Run supply current LPS=0, all modules off	RI _{DD}	16 kHz FBILP	3	203	TBD	μΑ	–40 to 85°C
	Т		טטאי	16 kHz FBELP	J	154	TBD	μν	40 10 00 0
	_	Run supply current	D.	16 kHz	_	50	TBD		0 to 70°C
4	Т	LPS=1, all modules off, running from Flash	RI _{DD}	FBELP	3	50	TBD	μА	–40 to 85°C
	С	Wait mode supply current FEI mode, all modules off		25.165 MHz		5740	TBD		
5	Т	FEI Mode, all Modules off	WI _{DD}	20 MHz	3	4570	TBD	μΑ	40 to 85°C
	Т		טטייי	8 MHz	J	2000	TBD	μυ .	
	Т			1 MHz		730	TBD		
6		Stop2 mode supply current	S2I _{DD}	n/a	3	350	TBD	nA	0 to 70°C
	Р		ODD	,			TBD		–40 to 85°C
7		Stop3 mode supply current No clocks active	S3I _{DD}	n/a	3	520	TBD	nA	0 to 70°C
	Р	INO CIOCKS ACTIVE	OO.DD	1110		020	TBD	1,7 \	−40 to 85°C

Table 9. Supply Current Characteristics (continued)

Num	С	Par	ameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)
8	Т		EREFSTEN=1		32 kHz		500	TBD	nA	0 to 70°C
	Į.		LIKEI OTEN-T		OZ KI IZ		300	TBD		−40 to 85°C
9	Т		IREFSTEN=1		32 kHz		70	TBD	μА	0 to 70°C
	Į.		IIVEI OTEIVET		OZ KI IZ		70	TBD	μΑ	−40 to 85°C
10	Т		TPM PWM		100 Hz		12	TBD	μА	0 to 70°C
10	'		11 101 1 00101		100112		12	TBD	μπ	−40 to 85°C
11	Т		SCI, SPI, or IIC		300 bps		15	TBD	μА	0 to 70°C
''	'	Low power			000 bp3	3	10	TBD	μπ	−40 to 85°C
12	Т	mode adders:	RTC using LPO		1 kHz		200	TBD	nA	0 to 70°C
12	'		TO USING LI		1 1012		200	TBD	117.	−40 to 85°C
13	Т		RTC using		32 kHz		1	TBD	μА	0 to 70°C
10	'		ICSERCLK		02 KHZ		'	TBD	μπ	–40 to 85°C
14	Т		LVD		n/a		100	TBD	μА	0 to 70°C
'-	'		LVD		11/4		100	TBD	μπ	–40 to 85°C
15	Т		ACMP		n/a		20	TBD	μΑ	0 to 70°C
13	'		AOWII		Π/α		20	TBD	μΛ	−40 to 85°C

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

17



Figure 9. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD} (ACMP and ADC off, All Other Modules Enabled)

3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.

Table 10. XOSC and ICS Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1	_ _ _	38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂		See N		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F	_ _ _	— 10 1		МΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S	_ _ _ _	 0 100 0 0		kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	t CSTL t CSTH	_ _ _ _	200 400 5 15	_ _ _ _	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0	_	50.33 50.33	MHz MHz

Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Load capacitors (C_1, C_2) , feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Charac	teristic	Symbol	Min	Typ ¹	Max	Unit
1	Р		Average internal reference frequency — factory trimmed at V _{DD} = 3.6 V and temperature = 25°C		_	32.768	_	kHz
2	Р	Internal reference frequency — u	iser trimmed	f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t _{IRST}	_	60	100	μS
	Р	D00 t t f	Low range (DRS=00)		16	_	20	
4	С	DCO output frequency range —	Mid range (DRS=01)	f _{dco_u}	32	_	40	MHz
	Р	ummod	High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)			19.92	_	
5	Р	Reference = 32768 Hz	Mid range (DRS=01)	f _{dco_DMX32}		39.85	_	MHz
	Р	DMX32 = 1	High range (DRS=10)		_	59.77	_	
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
8	С	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	+ 0.5 -1.0	± 2	%f _{dco}
9	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}	_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ³	t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁴	C _{Jitter}		0.02	0.2	%f _{dco}

Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 12. Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 3.0 V)

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



Figure 13. Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 25°C)

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 12. Control Timing

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
1	D	Bus frequency ($t_{cyc} = 1/f_{Bus}$) $V_{DD} \le 2.1V$ $V_{DD} > 2.1V$	f _{Bus}	dc dc	_	10 25.165	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}		_	ns

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

Table 12. Control Timing (continued)

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}		_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		TBD TBD	_ _	ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		TBD TBD	_ _	ns
10	С	Stop3 recovery time, from interrupt event to vector fetch	t _{STPREC}	_	6	10	μS

¹ Typical values are based on characterization data at V_{DD} = 3.0V, 25°C unless otherwise stated.

 $^{^5}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range $-40^{\circ}C$ to 85°C.




Figure 15. IRQ/KBIPx Timing

² This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum assertion time in which the interrupt **may** be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table	13.	TPM	Input	Timing
-------	-----	------------	-------	---------------

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 16. Timer External Clock





Figure 17. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 14 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.

Table 14. SPI Timing


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048	f _{Bus} /2 f _{Bus} /4	Hz Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1	_	t _{SPSCK}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} - 30 t _{cyc} - 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15	=	ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v	_	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0	=	ns ns
11	D	Rise time Input Output	t _{RI}	_	t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}	_	t _{cyc} – 25 25	ns ns



NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 18. SPI Master Timing (CPHA = 0)



NOTES:


- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI Master Timing (CPHA =1)



1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

3.10.4 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DD}	1.80		3.6	V
Р	Supply current (active)	I _{DDAC}	_	20	35	μΑ
D	Analog input voltage	V _{AIN}	$V_{SS} - 0.3$		V_{DD}	V
Р	Analog input offset voltage	V _{AIO}		20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_		1.0	μΑ
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

3.10.5 ADC Characteristics

Table 16. 12-bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
D	Supply voltage	Absolute	V_{DDAD}	1.8	_	3.6	V	
		Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV	
D	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV	
D	Ref Voltage High		V _{REFH}	1.8	V_{DDAD}	V_{DDAD}	V	
D	Ref Voltage Low		V _{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V	
D	Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
С	Input Capacitance		C _{ADIN}	_	4.5	5.5	pF	
С	Input Resistance		R _{ADIN}		5	7	kΩ	
	Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_ _	_ _	2 5		External to MCU
С		10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz		_ _	_ _	5 10	kΩ	
		8 bit mode (all valid f _{ADCK})		_	_	10		
D		High Speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	
	Clock Freq.	Low Power (ADLPC=1)		0.4	_	4.0		

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 22. ADC Input Impedance Equivalency Diagram

Table 17. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	120	_	μА	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		Т	I _{DDAD}		202		μА	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	288	_	μА	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		Р	I _{DDAD}	_	0.532	1	mA	
Supply Current	Stop, Reset, Module Off		I _{DDAD}	_	0.007	0.8	μА	
ADC	High Speed (ADLPC=0)	Р	f _{ADACK}	2	3.3	5	NAL I—	$t_{ADACK} = 1/f_{ADACK}$
Asynchronous Clock Source	Low Power (ADLPC=1)	С		1.25	2	3.3	MHz	

Table 17. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Conversion Time	Short Sample (ADLSMP=0)	Р	t _{ADC}	_	20	_	ADCK	See the ADC
(Including sample time)	Long Sample (ADLSMP=1)	С		_	40	_	cycles	chapter in the MCF51QE128
Sample Time	Short Sample (ADLSMP=0)	Р	t _{ADS}	_	3.5	_	ADCK	Reference Manual for conversion time
	Long Sample (ADLSMP=1)	С	-	_	23.5	_	cycles	variances
Total Unadjusted	12 bit mode	Т	E _{TUE}	_	±3.0		LSB ²	Includes
Error	10 bit mode	Р		_	±1	±2.5		Quantization
	8 bit mode	Т		_	±0.5	±1.0		
Differential	12 bit mode	Т	DNL	_	±1.75		LSB ²	
Non-Linearity	10 bit mode ³	Р	- -	_	±0.5	±1.0		
	8 bit mode ³	Т	-	_	±0.3	±0.5		
Integral	12 bit mode	Т	INL	_	±1.5	_	LSB ²	
Non-Linearity	10 bit mode	Р	-	_	±0.5	±1.0		
	8 bit mode	Т	-	_	±0.3	±0.5		
Zero-Scale Error	12 bit mode	Т	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}
	10 bit mode	Р	- -	_	±0.5	±1.5		
	8 bit mode	Т	-	_	±0.5	±0.5		
Full-Scale Error	12 bit mode	Т	E _{FS}	_	±1.0		LSB ²	$V_{ADIN} = V_{DDAD}$
	10 bit mode	Р		_	±0.5	±1		
	8 bit mode	Т	-	_	±0.5	±0.5		
Quantization	12 bit mode	D	EQ	_	-1 to 0	_	LSB ²	
Error	10 bit mode		-	_	_	±0.5		
	8 bit mode		-	_	_	±0.5		
Input Leakage	12 bit mode	D	E _{IL}	_	±2	_	LSB ²	Pad leakage ⁴ * R _{AS}
Error	10 bit mode		-	_	±0.2	±4		
	8 bit mode		-	_	±0.1	±1.2		
Temp Sensor	-40°C to 25°C	D	m	_	1.646	_	mV/°C	
Slope	25°C to 85°C			_	1.769	_	1	
Temp Sensor Voltage	25°C	D	V _{TEMP25}		701.2	1	mV	

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 $^{^{2}}$ 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

3.10.6 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the MCF51QE128 Reference Manual.

С Characteristic **Symbol** Unit Min **Typical** Max Supply voltage for program/erase D -40°C to 85°C V V_{prog/erase} 1.8 3.6 Supply voltage for read operation V D V_{Read} 1.8 3.6 D Internal FCLK frequency¹ 200 f_{FCLK} 150 kHz D Internal FCLK period (1/FCLK) 5 6.67 μS t_{Fcyc} Ρ Longword program time (random location)(2) 9 t_{Fcyc} t_{prog} Р Longword program time (burst mode)(2) 4 t_{Burst} t_{Fcyc} Р Page erase time² 4000 t_{Page} t_{Fcvc} Mass erase time⁽²⁾ Р 20,000 t_{Mass} t_{FCVC} Longword program current³ **RIDDBP** 9.7 mΑ Page erase current³ 7.6 **RIDDPF** mΑ Program/erase endurance⁴ T_L to $T_H = -40$ °C to + 85°C С 10.000 cycles $T = 25^{\circ}C$ 100.000 С Data retention⁵ 15 100 vears t_{D ret}

Table 18. Flash Characteristics

3.11 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

⁵ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

3.11.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f _{OSC} /f _{BUS}	Level ¹ (Max)	Unit					
			0.15 – 50 MHz		TBD						
	V _{RE_TEM}	$V_{DD} = TBD$ $T_{A} = +25^{\circ}C$ package type TBD TBD TBD TBD TBD $TBC Level$ $SAE Level$		TBD	dD\/						
Radiated emissions,			150 – 500 MHz	TBD crystal	TBD	dBμV					
electric field			package type	package type				package type 500 – 1000 MHz 12	TBD bus	TBD	
			IEC Level		TBD	_					
			SAE Level		TBD	_					

Table 19. Radiated Emissions, Electric Field

3.11.2 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table 20.

		•	3,			
Parameter	Symbol	Conditions	f _{OSC} /f _{BUS}	Result	Amplitude ¹ (Min)	Unit
				А	TBD	
Conducted susceptibility, electrical	V _{CS_EFT}	$V_{DD} = TBD$ $T_A = +25^{\circ}C$	TBD crystal	В	TBD	kV
fast transient/burst (EFT/B)	*C5_EF1	package type TBD		TBD	K V	
				D	TBD	

Table 20. Conducted Susceptibility, EFT/B

Data based on qualification test results.

Data based on qualification test results. Not tested in production.

Ordering Information

The susceptibility performance classification is described in Table 21.

Table 21. Susceptibility Performance Classification

Result		Performance Criteria
Α	No failure	The MCU performs as designed during and after exposure.
В	Self-recovering failure	The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed.
С	Soft failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the RESET pin is asserted.
D	Hard failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled.
E	Damage	The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation.

4 Ordering Information

This section contains ordering information for MCF51QE128 and MCF51QE64 devices.

Table 22. Ordering Information

Freescale Part Number ¹	Men	nory	Package ²
Treescale Fait Number	Flash	RAM	rackage
MCF51QE128CLK	128K	8K	80 LQFP
MCF51QE128CLH	1201	OK.	64 LQFP
MCF51QE64CLH	64K	4K	64 LQFP

See the reference manual, MCF51QE128RM, for a complete description of modules included on each device.

5 Package Information

The below table details the various packages available.


Table 23. Package Descriptions


Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W


5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 23. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.


² See Table 23 for package information.








DATE 09/21/95 CASE 917A-02 ISSUE C





SECTION AB-AB ROTATED 90 ° CLOCKWISE


- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT
- THE BOTTOM OF THE PARTING LINE.
 DATUMS -L-, -M- AND -N- TO BE DETERMINED
 AT DATUM PLANE -H-.
- DIMENSIONS S AND V TO BE DETERMINED AT
- SEATING PLANE -T-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.460 (0.018), MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	14.00	BSC	0.551 BSC		
A1	7.00	BSC	0.276	BSC	
В	14.00	BSC	0.551	BSC	
B1	7.00	BSC	0.276	BSC	
C		1.60		0.063	
C1	0.04	0.24	0.002	0.009	
C2	1.30	1.50	0.051	0.059	
D	0.22	0.38	0.009	0.015	
E	0.40	0.75	0.016	0.030	
F	0.17	0.33	0.007	0.013	
G	0.65	0.65 BSC		BSC	
J	0.09 0.27		0.004 0.011		
K	0.50	REF	0.020 REF		
Р	0.325	BSC	0.013	REF	
R1	0.10	0.20	0.004	0.008	
S	16.00	BSC	0.630	BSC	
S1	8.00	BSC	0.315	BSC	
U	0.09	0.16	0.004	0.006	
٧	16.00	BSC	0.630	BSC	
V1	8.00	BSC	0.315	BSC	
W	0.20 REF		0.008	REF	
Z		REF		REF	
0	0 °	10°	0 °	10°	
01	0°		0°		
02	9°	14°	9°	14°	

33

Figure 23. 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W)


Package Information



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 64LD LQFP,	DOCUMENT NO): 98ASS23234W	REV: D	
10 X 10 X 1.4 P	CASE NUMBER	R: 840F-02	06 APR 2005	
0.5 PITCH, CASE OU	ITLINE	STANDARD: JE	DEC MS-026 BCD	

Figure 24. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 1 of 3

MCF51QE128 Series Advance Information Data Sheet, Rev. 3



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234W	REV: D
10 X 10 X 1.4 P	*	CASE NUMBER	R: 840F-02	06 APR 2005
0.5 PITCH, CASE OU	STANDARD: JE	DEC MS-026 BCD		

Figure 25. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

Package Information

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234W	REV: D
10 X 10 X 1.4 P	CASE NUMBER	R: 840F-02	06 APR 2005	
0.5 PITCH, CASE OL	JTLINE	STANDARD: JE	IDEC MS-026 BCD	

Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3

MCF51QE128 Series Advance Information Data Sheet, Rev. 3

6 Product Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MCF51QE128RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

7 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com

The following revision history table summarizes changes contained in this document.

Table 24. Revision History

Revision	Date	Description of Changes
2	22 May 2007	Initial Advance Information release.
3	25 Jun 2007	Table 8: Changed Condition entires in specs #6 (V_{IH}) and #7 (V_{IL}) from $V_{DD} \ge 1.8V$ to $V_{DD} > 2.7V$ and $V_{DD} \le 1.8V$ to $V_{DD} > 1.8V$. Table 8: Changed V_{DD} rising and V_{DD} falling min/typ/max specs in row #19 (Low-voltage warning threshold—high range) from 2.35, 2.40, and 2.50 to 2.36, 2.46, and 2.56 respectively.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 5220080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51QE128

Rev. 3 06/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007. All rights reserved.

