

4-Mbit (256K x 16) Static RAM

Features

· Very high speed: 45 ns

• Wide voltage range: 4.5V-5.5V

Ultra low standby power

Typical standby current: 1 μA
 Maximum standby current: 7 μA

· Ultra low active power

— Typical active current: 2 mA @ f = 1 MHz

• Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

· Automatic power down when deselected

· CMOS for optimum speed and power

· Offered in Pb-free 44-pin TSOP II package

Functional Description^[1]

The CY62146E is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm (M)}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the


device into standby mode reduces power consumption by more than 99% when deselected ($\overline{\text{CE}}$ HIGH). The input and output pins (IO $_0$ through IO $_{15}$) are placed in a high impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both byte high</u> enable and byte low enable are disabled (BHE, BLE HIGH)
- When the write operation is active (\overline{CE} LOW and \overline{WE} LOW)

 $\underline{\text{To}}$ write to the device, take Chip Enable $(\overline{\text{CE}})$ and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO $_0$ through IO $_7$) is written into the location specified on the address pins (A $_0$ through A $_{17}$). If Byte High Enable (BHE) is LOW, then data from IO pins (IO $_8$ through IO $_{15}$) is written into the location specified on the address pins (A $_0$ through A $_{17}$).

To read from the device, take Chip Enable $(\overline{\text{CE}})$ and Output Enable $(\overline{\text{OE}})$ LOW while forcing the Write Enable $(\overline{\text{WE}})$ HIGH. If Byte Low Enable $(\overline{\text{BLE}})$ is LOW, then data from the memory location specified by the address pins appears on IO $_0$ to IO $_7$. If Byte High Enable $(\overline{\text{BHE}})$ is LOW, then data from memory appears on IO $_8$ to IO $_{15}$. See the "Truth Table" on page 9 for a complete description of read and write modes.

Logic Block Diagram



Note


1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



Pin Configurations

The figure that follows shows the 44-Pin TSOP II pinout. [2]

Top View



Product Portfolio

								Power D	issipatio	on	
Product	Range	V _{CC} Range (V)		Speed (ns)	C	perating	J I _{CC} (mA	A)	Standby	L. (π Λ)	
					f = 1	MHz	f = 1	max	Standby	SB2 (µA)	
		Min	Typ ^[3]	Max		Typ ^[3]	Max	Typ ^[3]	Max	Typ ^[3]	Max
CY62146ELL	Ind'l/Auto-A	4.5	5.0	5.5	45 ns	2	2.5	15	20	1	7

Notes

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°.



Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. User guidelines are not tested. Storage Temperature–65°C to + 150°C Ambient Temperature with Power Applied55°C to + 125°C Supply Voltage to Ground DC Voltage Applied to Outputs in High-Z State^[4, 5]......-0.5V to 6V (V_{CCmax} + 0.5V)

DC Input Voltage ^[4, 5] 0.5V to 6	V (V _{CC max} + 0.5V)
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[6]	
CY62146ELL	Ind'I/Auto-A	–40°C to +85°C	4.5V to 5.5V	

Electrical Characteristics

Over the Operating Range

Downston	Description	Took Conditions	45 :	Unit			
Parameter	Description	Test Conditions	Min	Typ [3]	Max	Oill	
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	2.4			V	
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.4	V	
V _{IH}	Input HIGH Voltage	V _{CC} = 4.5V to 5.5V	2.2		V _{CC} + 0.3	V	
V _{IL}	Input LOW Voltage	V _{CC} = 4.5V to 5.5V	-0.5		0.8	V	
I _{IX}	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$	-1		+1	μΑ	
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-1		+1	μΑ	
I _{CC}	V _{CC} Operating Supply Current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$		15	20	mA	
		f = 1 MHz I _{OUT} = 0 mA CMOS levels		2	2.5		
I _{SB2} ^[7]	Automatic CE Power Down Current – CMOS Inputs	$\label{eq:control_control_control} \begin{split} \overline{CE} & \geq V_{CC} - 0.2V \\ V_{IN} & \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, \\ f &= 0, \ V_{CC} = V_{CC(max)} \end{split}$		1	7	μΑ	

Capacitance

For all packages. Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Description Test Conditions		Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	77	°C/W
Θ _{JC}	Thermal Resistance (junction to case)		13	°C/W

- V_{IL(min)} = -2.0V for pulse durations less than 20 ns for I < 30 mA.
 V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
 Full device AC operations are based on a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Only chip enable (ĈE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



AC Test Loads and Waveforms

Figure 1. AC Test Load and Waveforms



OUTPUT ⊶

Parameters	5.0V	Unit
R1	1800	Ω
R2	990	Ω
R _{TH}	639	Ω
V _{TH}	1.77	V


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [3]	Max	Unit	
V _{DR}	V _{CC} for Data Retention			2			V
I _{CCDR} ^[7]	Data Retention Current	$V_{CC} = 2V$, $\overline{CE} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Ind'l/Auto-A		1	7	μА
t _{CDR} ^[8]	Chip Deselect to Data Retention Time			0			ns
t _R ^[9]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform[10]

Figure 2. Data Retention Waveform



Notes

- 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 10. BHE. BLE is the AND of BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling BHE and BLE.



Switching Characteristics

Over the Operating Range [11, 12]

Davamatav	Description	45 ns (Inc	l'I/Auto-A)	Unit	
Parameter	Description	Min	Max		
Read Cycle		-			
t _{RC}	Read Cycle Time	45		ns	
t _{AA}	Address to Data Valid		45	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		45	ns	
t _{DOE}	OE LOW to Data Valid		22	ns	
t _{LZOE}	OE LOW to Low-Z ^[13]	5		ns	
t _{HZOE}	OE HIGH to High-Z ^[13, 14]		18	ns	
t _{LZCE}	CE LOW to Low-Z ^[13]	10		ns	
t _{HZCE}	CE HIGH to High-Z ^[13, 14]		18	ns	
t _{PU}	CE LOW to Power Up	Power Up 0		ns	
t _{PD}	CE HIGH to Power Down		45	ns	
t _{DBE}	BLE/BHE LOW to Data Valid	BLE/BHE LOW to Data Valid		ns	
t _{LZBE}	BLE/BHE LOW to Low ^[13]	5		ns	
t _{HZBE}	BLE/BHE HIGH to High-Z ^[13, 14]		18	ns	
Write Cycle ^[15]			•		
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	CE LOW to Write End	35		ns	
t _{AW}	Address Setup to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t _{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Setup to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High-Z ^[13, 14]	18		ns	
t _{LZWE}	WE HIGH to Low-Z ^[13]	10		ns	


Notes
 Test conditions for all parameters other than tri-state parameters are based on signal transition time of 3 ns (1V/ns) or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified |_{IOL} /I_{OL} as shown in the "AC Test Loads and Waveforms" on page 4.
 AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.
 At any temperature and voltage condition, th_{ZCE} is less than t_{LZCE}, th_{ZBE} is less than t_{LZDE}, th_{ZDE} is less than t_{LZWE} for any device.
 th_{ZCE}, th_{ZZE}, th_{ZZE}, th_{ZZE}, and th_{ZWE} transitions are measured when the output enters a high impedence state.
 The internal memory write time is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms


Read Cycle No. 1 (Address Transition Controlled)^[16, 17]

Figure 3. Read Cycle No. 1



Read Cycle No. 2 (OE Controlled)[17, 18]

Figure 4. Read Cycle No. 2



^{16.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} , \overline{BLE} , or both = $V_{|L}$.

17. \overline{WE} is HIGH for read cycle.


18. Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)


Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)[15, 19, 20]

Figure 5. Write Cycle No. 1



Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[15,\ 19,\ 20]}$

Figure 6. Write Cycle No. 2



- Notes

 19. Data IO is high impedance if $\overline{OE} = V_{IH}$.

 20. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.


 21. During this period, the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)


Write Cycle No. 3 (WE Controlled, OE LOW)[20]

Figure 7. Write Cycle No. 3



Write Cycle No. 4 $(\overline{\rm BHE/BLE}\ \rm Controlled,\ \overline{OE}\ LOW)^{[20]}$

Figure 8. Write Cycle No. 4





Truth Table

CE	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power Down	Standby (I _{SB})
L	Х	Х	Н	Н	High-Z	Output Disabled	Active (I _{CC})
L	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High-Z	Write	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Diagram		
45	CY62146ELL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	Industrial
45	CY62146ELL-45ZSXA	51-85087	44-pin Thin Small Outline Package II (Pb-free)	Automotive-A

Contact your local Cypress sales representative for availability of these parts.



Package Diagram

Figure 9. 44-Pin TSOP II, 51-85087



MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	Document Title: CY62146E MoBL [®] , 4-Mbit (256K x 16) Static RAM Document Number: 001-07970								
REV.	ECN NO. Issue Date Orig. of Change Descri			Description of Change					
**	463213	See ECN	NXR	New Data Sheet					
*A	684343	See ECN	VKN	Added Preliminary Automotive-A Information Updated Ordering Information Table					
*B	925501	See ECN	VKN	Added footnote #8 related to I _{SB2} and I _{CCDR} Added footnote #13 related AC timing parameters					
*C	1045260	See ECN	VKN	Converted Automotive-A specs from preliminary to final					