Features

- High-speed EPROM-based CMOS Multi-Function PLD
- Two Fully Programmable Arrays Eliminate "P-term Depletion"

Up to 64 P-terms per OR Function Improved Output Macro Cell Structure

Individually Programmable as:

Registered Output with Feedback

- Registered input

- Combinatorial I/O with Burled Register
- Dedicated I/O with Feedback
- Dedicated Input (Combinatorial)

Bypassed Registers are 100% Functional with Separate Input and Feedback Paths

Individual Output Enable Control Functions

- From pin or AND Array
- Eleven Clock Sources
- Register Preload and Diagnostic Test Mode Features
- Security Fuse
- Second Source to Signetic's PLC42VA12

Description

The new ATS42VA12 CMOS PLD from Atmel exhibits a unique combination of the two architectural concepts that revolutionized the PLD marketplace.


The unique Output Macro Cell (OMC) embodies all the advantages and none of the disadvantages associated with the "V" type Output Macro Cell devices. This new design, combined with added functionality of two programmable arrays, represents a significant advancement in the configurability and efficiency of multi-function PLDs.


The most significant improvement in the Output Macro Cell structure is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other "V" type devices, the register in the ATS42VA12 Macro Cell remains fully functional as a buried register. Both the combinatorial I/O and buried register have separate input paths (from the AND array). In most V-type architectures, the register is lost as a resource when the cell is configured as a combinatorial I/O. This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The ATS42VA12 is an EPROM-based CMOS device. Designs can be generated using Signetics AMAZE, SNAP and SLICE PLD design software packages or one of several other commercially available JEDEC standard PLD design software packages, such as ABELTM and CUPLTM.

Pin Configurations

Pin Name	Function
I#/CLK	Clock and Logic Input
l#	Logic Inputs
F#	Bidirectional Buffers
•	No Internal Connection
Vcc	+5V Supply






ABELTM is a trademark of Data I/O Corporation. CUPLTM is a trademark of Logical Devices, Inc.



CMOS
Programmable
Multi-function
PLD
(42 x 105 x 12)


8





8-102 ATS42VA12 ==


LOGIC DIAGRAM (Continued)







FUNCTIONAL DIAGRAM



8-104 ATS42VA12

SYMBOL PARAMETER **RATINGS** UNIT Vcc Supply voltage -0.5 to +7 V_{DC} V_{IN} Input voltage -0.5 to V_{CC} +0.5 V_{DC} Vout Output voltage -0.5 to V_{CC} +0.5 V_{DC} l_{IN} Input currents -10 to +10 mΑ lout Output currents +24 mΑ Tamb Operating temperature range 0 to +75 °C T_{stg} Storage temperature range -65 to +150 °C


NOTE.	

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.


THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

AC TEST CONDITIONS



VOLTAGE WAVEFORMS



8



DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{armb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP1	MAX	UNIT
Input volt	age ²					
VIL	Low	V _{CC} = MIN	-0.3		0.8	v
VIH	High	V _{CC} = MAX	2.0		V _{CC} + 0.3	٧
Output vo	Itage ²			•	•	
V _{OL}	Low	V _{CC} = MIN; I _{OL} = 16mA		0.3	0.5	V
V _{OH}	High	V _{CC} = MIN; I _{OH} = ~3.2mA	2.4	4.3	1	V
Input curr	ent				•	
l _{(L}	Low	V _{IN} = GND		-1	-10	μА
l _{iH}	High	V _{IN} = V _{CC}		+1	10	μА
Output cu	rrent					
I _{O(OFF)}	Hi-Z state	V _{OUT} = V _{CC} V _{OUT} = GND		1 -1	10 -10	дА ДА
los	Short-circuit ^{3,6}	V _{OUT} = GND			-130	mA
lcc	V _{CC} supply current (Active) ⁴	I _{OUT} = 0mA, f = 15MHz ⁵ , V _{CC} = MAX		90	120	mA
Capacitan	ce			-		
Cı	Input	V _{CC} = 5V; V _{IN} = 2.0V		12		ρF
CB	1/0	V _B ≠ 2.0V		15	1	ρF


NOTES:


- 1. All typical values are at $V_{CC} = 5V$. $T_{amb} = +25$ °C.
- 2. All voltage values are with respect to network ground terminal.
 3. Duration of short-circuit should not exceed one second. Test one at a time.

- Duration of short-circuit should not exceed one second. Test one at a time.
 Tested with V_{IL} = 0.45V, V_H = 2.4V.
 Refer to Figure 1, ΔI_{CC} vs Frequency (worst case). (Referenced from 15MHz)
 The I_{CC} increases by 1.5mA per MHz for the frequency range of 16MHz up to 25MHz.
 The I_{CC} remains at a worst case of 135mA for the frequency range of 25MHz up to 37MHz.
 The I_{CC} decreases by 1.0mA per MHz for the frequency range of 14MHz down to 1MHz (106mA @ 1MHz).
 The first tase I_{CC} is calculated as follows: The worst case ICC is calculated as follows:
 - - All dedicated inputs are switching.
 All OMCs are configured as JK flip-flops in the toggle mode. . .all are toggling. All 12 outputs are disabled.
- The number of product terms connected does not impact the I_{CC}.

 I_{CC} levels are identical for both TTL and CMOS input levels.

 Refer to Figure 2 for Δt_{PD} vs output capacitance loading.





ATS42VA12 ---

AC ELECTRICAL CHARACTERISTICS

 $\underline{0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,\ 4.75V \leq V_{CC} \leq 5.25V;\ R_{1} = 238\Omega,\ R_{2} = 170\Omega}$

					PLC42VA12			
SYMBOL	PARAMETER	FROM	то	TEST ² CONDITION (C _L (pF))	MIN	TYP¹	MAX	UNIT
Set-up Tir		_		,	,	,	,	
t _{IS1}	Input; dedicated clock	(I, B, M) +/-	CK+	50	23	16		ns
t _{IS2}	Input; P-term clock	(I, B, M) +/-	(I, B, M) +/-	50	20	13		ns
t _{iS3} 3	Preload; dedicated clock	(M) +/	CK+	50	10	3.5		ns
t _{IS4} 3	Preload; P-term clock	(M) +/-	(I, B, M) +/-	50	2	-1.0		ns
t _{IS5} 3	Input through complement array; dedicated clock	(I, B, M) +/-	CK+	50	50	34		ns
t _{iS6} 3	Input through complement array; P-term clock	(I, B, M) +/-	(I, B, M) +/	50	40	30		ns
Propagati	on Delay							
t _{PD1}	Propagation Delay	(I, B, M) +/-	(I, B, M) +/-	50		20	35	ns
t _{PD2}	Propagation Delay with complement array (2 passes)	(i, B,) +/-	(I, B, M) +/-	50		36	55	ns
t CK01	Clock to Output; Dedicated clock	CK+	(M) +/~	50		13	17	ns
t _{CKO2}	Clock to output; P-term clock	(I, B, M) +/-	(M) +/-	50		18	27	ns
t _{RP1}	Registered operating period; Dedicated clock (t _{IS1} + t _{CKO1})	(I, B, M) +/	(M) +/-	50		29	40	ns
t _{RP2}	Registered operating period; P-term clock (t _{IS2} + t _{CKO2})	(I, B, M) +/-	(M) +/-	50		31	47	ns
t _{RP3} 3	Register preload operating period; Dedicated clock (t _{IS3} + t _{CKO1})	(M) +/-	(M) +/-	50		16.5	27	ns
t _{HP4} 3	Register preload operating period; P-term clock (t _{IS4} + t _{CKO2})	(M) +/-	(M) +/-	50		17	29	ns
t _{RP5} 3	Registered operating period with complement array; dedicated clock (t _{IS5} + t _{CKO1})	(1, B, M) +/-	(M) +/	50		47	67	ns
t _{RP6} 3	Registered operating period with complement array; P-term clock (tise + tcko2)	(I, B, M) +/-	(M) +/-	50		48	67	ns
t _{OE1}	Output Enable; from /OE pin4	/OE -	(M) +/-	50		10	20	ns
t _{OE2}	Output Enable; from P-term4	(I, B, M) +/-	(B, M) +/-	50	_	12.5	25	ns
t _{OD1}	Output Disable; from /OE pin4	/OE +	Outputs disabled	5		10	20	ns
t _{OD2}	Output Disable; from P-term ⁴	(I, B, M) +/-	Outputs disabled	5		14.5	25	ns
t _{PRO} 3	Preset to Output	(I, B, M) +/-	(M) +/-	50		25	35	ns
t _{PPR} 3	Power-on Reset (Mn = 1)	V _{cc} +	(M) +/-	50			15	ns
Hold Time								-
t _{IH1}	Input (Dedicated clock)	CK+	(I, B, M) +/-	50	0	-13	Т	ns
t _{IH2}	Input (P-term clock)	(1, B, M) +/-	(I, B, M) +/-	50	5	-7.5		ns
t _{IH3} 3	Input; from Mn (Dedicated clock)	CK+	(M) +/-	50	5	-1.5		ns
t _{IH4} 3	Input; from Mn (P-term clock)	(I, B, M) +/-	(M) +/-	50	10	3.5		ns
Pulse Wid	th	·	· · · · · · · · · · · · · · · · · · ·				1	
t _{CKH1}	Clock High; Dedicated clock	CK+	CK-	50	10	5		ns
t _{CKL1}	Clock Low; Dedicated clock	CK-	CK+	50	10	5		ns
t _{CKH2}	Clock High; P-term clock	CK+	CK-	50	15	7		ns
t _{CKL2}	Clock Low; P-term clock	CK-	CK+	50	15	7		ns
t _{PRH} ³	Width of preset/reset input pulse	(I, B, M) +/	(I, B, M) +/-	50	30	7		ns

Notes on page 8-108





AC ELECTRICAL CHARACTERISTICS (Continued)

 $0^{\circ}\text{C} \le \text{T}_{\text{amb}} \le +75^{\circ}\text{C}$, $4.75\text{V} \le \text{V}_{\text{CC}} \le 5.25\text{V}$; $\text{R}_1 = 238\Omega$, $\text{R}_2 = 170\Omega$


		1			1	PLC42VA1	2		
SYMBOL	PARAMETER	FROM	то	TEST ² CONDITION (C _L (pF))	MIN	TYP1	MAX	UNIT	
Frequenc	y of Operation					<u> </u>			
f _{CK1}	Dedicated clock frequency	C+	C+	50	50	100	1	MHz	
f _{CK2}	P-term clock frequency	C+	C+	50	33	71.4		MHz	
f _{MAX1}	Registered operating frequency; Dedicated clock (t _{IS1} + t _{CKO1})	(I, B, M) +/-	(M) +/-	50	25	34.5		MHz	
f _{MAX2}	Registered operating frequency; P-term clock (t _{IS2} + t _{CKO2})	(I, B, M) +/-	(M) +/-	50	21.3	32.3		MHz	
f _{MAX3} 3	Register preload operating frequency; Dedicated clock (fls3 + fcko1)	(M) +/-	(M) +/-	50	37	60.6		MHz	
f _{MAX4} 3	Register preload operating frequency; P-term clock (tls4 + tck02)	(M) +/-	(M) +/-	50	34.5	58.8		MHz	
f _{MAX5} 3	Registered operating frequency with complement array; [I, B, Dedicated clock (t _{IS5} + t _{CKO1})		(M) +/	50	14.9	21.3		MHz	
fmax6 ³	Registered operating frequency with complement array; P-term clock (t _{IS6} + t _{CKO2})	(I, B, M) +/-	(M) +/-	50	14.9	20.8		MHz	

NOTES:

- All typical values are at V_{CC} = 5V, T_{amb} = +25°C. These limits are not tested/guaranteed.
 Refer also to AC Test Conditions (Test Load Circuit).

- Herer also to AC Test Conditions (Test Load Circuit).
 These limits are not tested, but are characterized periodically and are guaranteed by design.
 For 3-State output; output enable times are tested with C_L = 50pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.


BLOCK DIAGRAM



8-108

ATS42VA12 ---

OUTPUT MACRO CELL (OMC)



Output Macro Cell Configuration

Atmel's unique Output Macro Cell design represents a significant advancement in the configurability of multi-function Programmable Logic Devices.

The PLC42VA12 has 10 programmable Output Macro Cells. Each can be individually programmed in any of 5 basic configurations:

- Dedicated I/O (combinatorial) with feedback to AND array
- Dedicated Input
- Combinatorial I/O with feedback and Buried Register with feedback (register bypass)
- Registered Input
- · Registered Output with feedback

Each of the registered options can be further customized as J-K type or D-type, with either an internally derived clock (from the AND array) or clocked from an external source. With these additional programmable options, it is possible to program each Output Macro Cell in any one of 14 different configurations.

These 14 configurations, combined with the fully programmable OR array, make the PLC42VA12 the most versatile and silicon efficient of all the Output Macro Cell-type PLDs.

The most significant Output Macro Cell (OMC) feature is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other Output Macro Cell-type devices, the register in the OMC is fully functional as a buried register. Furthermore, both the combinatorial I/O and the buried register have separate input paths (from the AND array) and separate feedback paths (to the AND array). This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The PLC42VA12 is ideally suited for both synchronous and asynchronous logic functions. Eleven clock sources – 10 driven from the AND array and one from an external

source – make it possible to design synchronous state machine functions, event-driven state machine functions and combinatorial (asynchronous) functions all on the same chip.

Sophisticated control functions support individual OE control and Reset functions from the AND array. OE control is also available from the Ig/OE pin. Register Preset and Load functions are controlled from the AND array, in 2 banks of 4 for OMCs M₁ – M₈. Output Macro Cells M₀ and M₉ have individual Preset and Load Control terms.


Output Polarity for the combinatorial I/O paths is configurable via 12 programmable EX-OR gates. The output of each register can be configured as inverting (active Low) or non-inverting (active High) via manipulation of the logic equations.

The output of each buried register can also be configured as inverting or non-inverting via the input buffer which feeds back to the AND array.





OUTPUT MACRO CELL PROGRAMMABLE OPTIONS



OMC Programmable Options


For purposes of programming, the Output Macro Cell should be considered to be partitioned into five separate blocks. As shown in the drawing titled "Output Macro Cell Programmable Options", the programmable blocks are: Register Select Options, Polarity Options, Clock Options, OMC Configuration Options and Output Enable Control Options

There is one programmable location associated with each block except the Output Enable Control block which has two programmable fuse locations per OMC.

The following drawings detail the options associated with each programmable block. The associated programming codes are also included. The table titled "Output Macro Cell Configurations" (page 15) lists all the possible combinations of the five programmable options.

ARCHITECTURAL OPTIONS

REGISTER SELECT OPTIONS



Register Select Options


Each OMC Register can be configured either as a dedicated D-type or a J-K flip-flop. The Flip-Flop Control term, Fc, provides the option to control each Register dynamically—switching from D-type to J-K type, based on the Fc control signal.

Register Preset and Reset are controlled from the AND array. Each OMC has an individual Reset Control term (RMn). The Register Preset function is controlled in two banks of 4 for OMCs M_1-M_3 and M_4-M_8 (via the control terms PA and PB). OMCs M_0 and M_9 have individual control terms (PMo and PM $_9$ respectively).


Notes on page 8-115

ATS42VA12

REGISTER SELECT OPTIONS (Continued)



POLARITY OPTIONS (for Combinatorial I/O Configurations Only1)




Polarity Options

When an OMC is configured as a Combinatorial I/O with Buried Register, the polarity of the combinatorial path can be programmed as Active-High or Active-Low. A configurable EX-OR gate provides polarity control.

If an OMC is configured as a Registered Output, /Q is propagated to the output pin. Note that either Q or /Q can be fedback to the AND array by manipulating the feedback logic equations. (TRUE or COMPLEMENT).

CLOCK OPTIONS



Clock Options

In the unprogrammed state, all Output Macro Cell clock sources are connected to the External Clock pin (I₀/CLK pin 1). Each OMC can be individually programmed such that its P-term Clock (CK₀) is enabled, thus disabling it from the External Clock and providing event-driven clocking capability.


This feature supports multiple state machines, clocked at several different rates, all on one chip, or the ability to collect large amounts of random logic, including 10 separately clocked flip-flops.


Notes on page 8-115





OUTPUT MACRO CELL CONFIGURATION OPTIONS





Notes on page 8-115

OMC Configuration Options


Each OMC can be configured as a Registered Output with feedback, a Registered Input or a Combinatorial I/O with Buried Register. Dedicated Input and dedicated I/O configurations are also possible.

When the Combinatorial I/O option is selected, (the Register Bypass option), the Buried Register remains 100% functional, with its own inputs from the AND array and a separate feedback path. This unique feature is ideal for designing any type of state machine; synchronous Mealy-types that require both Buried and Output Registers, or asynchronous Mealy-types that require buried registers and combinatorial output functions. Both synchronous and asynchronous Moore-type state machines can also be easily accommodated with the flexible OMC structure.

Note that an OMC can be configured as either a Combinatorial I/O (with Buried Register) or a Registered Output with feedback and it can still be used as a Registered Input. By disabling the outputs via any OE control function, the M pin can be used as an input. When the Load Control P-term is asserted HIGH, the register is preloaded from the M pin(s). When the Lo P-term is Active-Low and the output is enabled, the OMC will again function as configured (either a combinatorial I/O or a registered output with feedback). This feature is suited for synchronizing input signals prior to commencing a state sequence.

ATS42VA12 ____


OUTPUT CONTROL OPTIONS




Output Enable Control Options

Similar to the Clock Options, the Output Enable Control for each OMC can be connected either to an external source (I₉/OE, pin 13) or controlled from the AND array (P-terms DM_n). Each Output can also be permanently enabled.

Output Enable control for the two bi-directional I/O (B pins 10 and 11) is from the AND array only (P-terms DB0 and DB1 respectively).



COMPLEMENT ARRAY DETAIL



Notes on page 8-115

Complement Array Detail

The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions $(/A^*/B^*/C)$ and $(\overline{A}+\overline{B}+\overline{C})$ are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH.

Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, such an approach can be prohibitive, both in terms of time and wasted resources.





LOGIC PROGRAMMING

The PLC42VA12 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics AMAZE, SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the PLC42VA12 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and


CUPL also accept, as input, schematic capture format.

PLC42VA12 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by AMAZE and SLICE only. Both AMAZE and SLICE design packages are available, free of charge, to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below. Symbols for OMC configuration have been previously defined in the Architectural Options section.

LOGIC IMPLEMENTATION


"AND" ARRAY - (I), (B), (Qp)




"COMPLEMENT" ARRAY - (C)




"OR" ARRAY - (J-K Type)



"OR" ARRAY





Notes on page 8-115

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

8-114 ATS42VA12 -

LOGIC IMPLEMENTATION (Continued)

OUTPUT MACRO CELL CONFIGURATIONS

		PROGRAMMING CO	DES		
OUTPUT MACRO CELL CONFIGURATION	REGISTER SELECT FUSE	OMC CONFIGURATION FUSE	POLARITY FUSE	CLOCK FUSE	
Combinatorial I/O with Buried D-ty	/pe register				
External clock source	A	•	HorL	A	
P-term clock source	A		HorL	1 :	
Combinatorial I/O with Burled J-K	type register	<u> </u>			
External clock source	•	•	H or L	Α.	
P-term clock source	•		HorL	•	
Registered Output (D-type) with fe	edback				
External clock source	Α	A	N/A	A	
P-term clock source	A	A	N/A	•	
Registered Output (J-K type) with	feedback				
External clock source	•	Α	N/A	Α	
P-term clock source	•	A .	N/A	•	
Registered input (Clocked Preload) with feedback				
External clock source	A	A or ●5	Optional ⁵	Α	
P-term clock source	Α	A or ●5	Optional ⁵	•	


OUTPUT CONTI		
OE CONTROL FUSE	En FUSES	CONTROL SIGNAL
A	A	Low
		High
	A or 0	High
 		Low Not Applicable
	OE CONTROL FUSE	A A

- This is the initial (unprogrammed) state of the device.
- Any gate will be unconditionally inhibited if both the TRUE and COMPLEMENT fuses are left intact.
- The OMC Configuration fuse must be programmed as Combinatorial I/O in order to make use of the Polarity Option. Regardless of the programmed state of the OMC Configuration fuse, an OMC can be used as a Registered Input. Note that the Load Control P-term must be asserted Active-High.
- Output must be disabled.
- 7. Program code definitions:
 - A = Active (unprogrammed fuse)
 - 0, = Inactive (programmed fuse)
 - Don't Care (both TRUE and COMPLEMENT fuses unprogrammed)
 - = Active-High connection
 - = Active-Low connection
- 8. OE control for B₀ and B₁ (Pins 10 and 11) is from the AND array only.










TIMING DEFINITIONS

	DEFINITIONS
SYMBOL	PARAMETER
f _{CK1}	Clock Frequency; External Clock
f _{CK2}	Clock Frequency; P-term Clock
t скн1	Width of Input Clock Pulse; External Clock
СКН 2	Width of Input Clock Pulse; P-term Clock
t _{CKL1}	Interval between Clock pulses; External Clock
t _{CKL2}	Interval between Clock Pulses; P-term Clock
t _{CKO1}	Delay between the Positive Transition of External Clock and when M Outputs become valid.
t _{CKO2}	Delay between the Positive Tran- sition of P-term Clock and when M Outputs become valid.
t _{RP1}	Delay between beginning of Valid Input and when the Moutputs be- come Valid when using External Clock.
t _{RP2}	Delay between beginning of Valid Input and when the Moutputs be- come Valid when using P-term Clock.
t _{RP3}	Delay between beginning of Valid Input and when the Moutputs be- come Valid when using Preload Inputs (from Mpins) and External Clock.
t _{RP4}	Delay between beginning of Valid Input and when the Moutputs be- come valid when using Preload inputs (from M pins) and P-term Clock.
t _{RP5}	Delay between beginning of Valid Input and when the Moutputs be- come Valid when using Comple- ment Array and External clock.
t _{RP6}	Delay between beginning of Valid Input and when the Moutputs be- come Valid when using Comple- ment Array and P-term Clock.
f _{MAX1}	Minimum guaranteed Operating Frequency; Dedicated Clock
f _{MAX2}	Minimum guaranteed Operating Frequency; P-term Clock
f _{MAX3}	Minimum guaranteed Operating Frequency using Preload; Dedicated Clock (M pin to M pin)
f _{MAX4}	Minimum guaranteed Operating Frequency using Preload; P-term Clock (M pin to M pin)
f _{MAX5}	Minimum guaranteed Operating Frequency using Complement Array; Dedicated Clock
f _{MAX6}	Minimum Operating Frequency using Complement Array; P-term Clock
t _{iH1}	Required delay between positive transition of External Clock and end of valid input data.

ATS42VA12

TIMING DIAGRAMS (Continued)



Power-On Reset


TIMING DEFINITIONS (Continued)

SYMBOL	PARAMETER
t _{IH2}	Required delay between positive transition of P-term Clock and end of valid input data.
t _{IH3}	Required delay between positive transition of External Clock and end of valid input data when using Preload Inputs (from M pins).
t _{iH4}	Required delay between positive transition of P-term Clock and end of valid input data when using Preload Inputs (from M pins).
t _{IS1}	Required delay between begin- ning of valid input and positive transition of External Clock.
t _{IS2}	Required delay between begin- ning of valid input and positive transition of P-term Clock input.
t _{IS3}	Required delay between begin- ning of valid Preload input (from M pins) and positive transition of External Clock.
t _{iS4}	Required delay between begin- ning of valid Preload input (from M pins) and positive transition of P-term Clock input.
t _{IS5}	Required delay between begin- ning of valid input through Com- plement Array and positive tran- sition of External Clock.
t _{iS6}	Required delay between begin- ning of valid input through Com- plement Array and positive tran- sition of P-term Clock input.
t _{OE1}	Delay between beginning of Out- put Enable signal (Low) from /OE pin and when Outputs become valid.
¢OE2	Delay between beginning of Out- put Enable signal (High or Low) from OE P-term and when Out- puts become valid.
t _{OD1}	Delay between beginning of Out- put Enable signal (HIGH) from /OE pin and when Outputs be- come disabled.
t _{OD2}	Delay between beginning of Out- put Enable signal (High or Low) from OE P-term and when Out- puts become disabled.
ŧРD	Delay between beginning of valid input and when the Outputs become valid (Combinatorial Path).
t _{PRH}	Width of Preset/Reset Pulse.
t _{PRO}	Delay between beginning of valid Preset/Reset Input and when the registered Outputs become Pre- set ("1") or Reset ("0").
t _{PPR}	Delay between V _{CC} (after pow- er-up) and when flip-flops be- come Reset to "0". Note: Signal at Output (M pin) will be inverted.





LOGIC FUNCTION



Similar logic functions are applicable for D mode flip-flops.

FLIP-FLOP TRUTH TABLE

ŌE	Ļ,	CK,	Pn	Rn	J	K	Q	М
Н								Hi-Z
L	X	X	X	X	Х	Х	L	Н
L	Х	X	Н	L	X	Х	Н	L
L	X	X	L	Н	X	X	L	Н
L	L	1	L	L	L	L	a	۵
L	L	1	L	L	L	Н	L	н
L	L	1	L	L	H	L	н	L
L	L	1	L	L	Н	Н	₫	Q
н	Н	1	L	L	L	Н	Г	H*
н	Н	Ť	L	L	Н	L	н	۲.
+10V	X	1	Х	Х	L	Н	L	Н**
L	Х	Î	X	X	н	L	н	۲.,

NOTES:

- Positive Logic: $J \cdot K = T_0 + T_1 + T_2 + ... + T_3;$ $T_n = C \cdot (l_0 \cdot l_1 \cdot l_2 ...) \cdot (Q_0 \cdot Q_1 ...) \cdot (Q_0 \cdot Q_1 ...)$ T denotes transition for Low to High level.

- 3. X = Don't care 4. *= Forced at M_n pin for loading the J-K flip-flop in the input mode. The load control term, Ln must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW
- (disabled) during Preload.

 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
- = Forced at Fn pin to load J/K flip-flop (Diagnostic mode).

PLC42VA12 UNPROGRAMMED

A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

The following are:

ACTIVE:

- OR array logic terms
- Output Macro Cells M1 M8;
- · D-type registered outputs
- External clock path
- Inputs: Bo, B1, Mo, M9

INACTIVE:

- AND array logic and control terms (except flip-flop mode control term, F_C)
- Bidirectional I/O (B₀, B₁);
- Inputs are active. Outputs are 3-Stated via the OE P-terms, Do and D1.
- Output Macro Cells Mo and Ma;
- Bidirectional I/O, 3-Stated via the OE P-terms, DMo and DMg. The inputs are active
- P-term clocks
- Complement Array
- J-K Flip-Flop mode

ERASURE CHARACTERISTICS (For Quartz Window Packages Only)


The erasure characteristics of the PLC42VA12 devices are such that erasure begins to occur upon exposure to light with wavelength shorter than approximately 4000 Angstroms (A), It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 - 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PLC42VA12 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC42VA12 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure

The recommended erasure procedure for the PLC42VA12 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/ cm2. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000µW/cm2 power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm2 (1 week @ 12000µW/cm2). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/ write cycles is 50. Data retentions exceeds 20 years.

ATS42VA12 ----

PROGRAM TABLE




8





SNAP RESOURCE SUMMARY DESIGNATIONS



ATS42VA12 ----

t _{PD} (ns)	ts (ns)	tco (ns)	Ordering Code	Package	Operation Range
35	16	27	ATS42VA12-35DC ATS42VA12-35JC ATS42VA12-35PC	24DW3 28J 24P3	Commercial (0°C to 70°C)

Ω

Package Type	
24DW3	24 Lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
28J	28 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
24P3	24 Lead, 0.300" Wide Plastic Dual Inline Package OTP (PDIP)

