

## KMM366F203CK & KMM366F213CK EDO Mode without buffer

2M x 64 DRAM DIMM based on 2Mx8, 4K & 2K Refresh, 3.3V

### GENERAL DESCRIPTION

The Samsung KMM366F20(1)3CK is a 2M bit x 64 Dynamic RAM high density memory module. The Samsung KMM366F20(1)3CK consists of eight CMOS 2Mx8bits DRAMs in SOJ 300mil package and one 1K/2K EEPROM for SPD in 8-pin TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM366F20(1)3CK is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

### PERFORMANCE RANGE

| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>HPC</sub> |
|-------|------------------|------------------|-----------------|------------------|
| -5    | 50ns             | 13ns             | 84ns            | 20ns             |
| -6    | 60ns             | 15ns             | 104ns           | 25ns             |

### FEATURES

- Part Identification
  - KMM366F203CK (4096 cycles/64ms Ref. SOJ)
  - KMM366F213CK (2048 cycles/32ms Ref. SOJ)
- New JEDEC standard proposal without buffer
- Serial Presence Detect with EEPROM
- Extended Data Out Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single +3.3V±0.3V power supply
- PCB : Height(1000mil), single sided component

### PIN CONFIGURATIONS

| Pin | Front       | Pin | Front       | Pin | Front | Pin | Back        | Pin | Back          | Pin | Back  |
|-----|-------------|-----|-------------|-----|-------|-----|-------------|-----|---------------|-----|-------|
| 1   | Vss         | 29  | <u>CAS1</u> | 57  | DQ18  | 85  | Vss         | 113 | <u>CAS5</u>   | 141 | DQ50  |
| 2   | DQ0         | 30  | <u>RAS0</u> | 58  | DQ19  | 86  | DQ32        | 114 | * <u>RAS1</u> | 142 | DQ51  |
| 3   | DQ1         | 31  | <u>OE0</u>  | 59  | Vcc   | 87  | DQ33        | 115 | DU            | 143 | Vcc   |
| 4   | DQ2         | 32  | Vss         | 60  | DQ20  | 88  | DQ34        | 116 | Vss           | 144 | DQ52  |
| 5   | DQ3         | 33  | A0          | 61  | NC    | 89  | DQ35        | 117 | A1            | 145 | NC    |
| 6   | Vcc         | 34  | A2          | 62  | DU    | 90  | Vcc         | 118 | A3            | 146 | DU    |
| 7   | DQ4         | 35  | A4          | 63  | NC    | 91  | DQ36        | 119 | A5            | 147 | NC    |
| 8   | DQ5         | 36  | A6          | 64  | Vss   | 92  | DQ37        | 120 | A7            | 148 | Vss   |
| 9   | DQ6         | 37  | A8          | 65  | DQ21  | 93  | DQ38        | 121 | A9            | 149 | DQ53  |
| 10  | DQ7         | 38  | A10         | 66  | DQ22  | 94  | DQ39        | 122 | A11           | 150 | DQ54  |
| 11  | DQ8         | 39  | *A12        | 67  | DQ23  | 95  | DQ40        | 123 | *A13          | 151 | DQ55  |
| 12  | Vss         | 40  | Vcc         | 68  | Vss   | 96  | Vss         | 124 | Vcc           | 152 | Vss   |
| 13  | DQ9         | 41  | Vcc         | 69  | DQ24  | 97  | DQ41        | 125 | DU            | 153 | DQ56  |
| 14  | DQ10        | 42  | DU          | 70  | DQ25  | 98  | DQ42        | 126 | DU            | 154 | DQ57  |
| 15  | DQ11        | 43  | <u>Vss</u>  | 71  | DQ26  | 99  | DQ43        | 127 | Vss           | 155 | DQ58  |
| 16  | DQ12        | 44  | <u>OE2</u>  | 72  | DQ27  | 100 | DQ44        | 128 | <u>DU</u>     | 156 | DQ59  |
| 17  | DQ13        | 45  | <u>RAS2</u> | 73  | Vcc   | 101 | DQ45        | 129 | * <u>RAS3</u> | 157 | Vcc   |
| 18  | Vcc         | 46  | <u>CAS2</u> | 74  | DQ28  | 102 | Vcc         | 130 | <u>CAS6</u>   | 158 | DQ60  |
| 19  | DQ14        | 47  | <u>CAS3</u> | 75  | DQ29  | 103 | DQ46        | 131 | <u>CAS7</u>   | 159 | DQ61  |
| 20  | DQ15        | 48  | W2          | 76  | DQ30  | 104 | DQ47        | 132 | DU            | 160 | DQ62  |
| 21  | *CB0        | 49  | Vcc         | 77  | DQ31  | 105 | *CB4        | 133 | Vcc           | 161 | DQ63  |
| 22  | *CB1        | 50  | NC          | 78  | Vss   | 106 | *CB5        | 134 | NC            | 162 | Vss   |
| 23  | Vss         | 51  | NC          | 79  | NC    | 107 | Vss         | 135 | NC            | 163 | NC    |
| 24  | NC          | 52  | *CB2        | 80  | NC    | 108 | NC          | 136 | *CB6          | 164 | NC    |
| 25  | NC          | 53  | *CB3        | 81  | NC    | 109 | NC          | 137 | *CB7          | 165 | **SA0 |
| 26  | <u>Vcc</u>  | 54  | Vss         | 82  | **SDA | 110 | Vcc         | 138 | Vss           | 166 | **SA1 |
| 27  | <u>W0</u>   | 55  | DQ16        | 83  | **SCL | 111 | <u>DU</u>   | 139 | DQ48          | 167 | **SA2 |
| 28  | <u>CAS0</u> | 56  | DQ17        | 84  | Vcc   | 112 | <u>CAS4</u> | 140 | DQ49          | 168 | Vcc   |

NOTE : A11 is used for only KMM366F203CK (4K ref.)

### PIN NAMES

| Pin Name                  | Function                 |
|---------------------------|--------------------------|
| A0 - A11                  | Address Input(4K ref.)   |
| A0 - A10                  | Address Input(2K ref.)   |
| DQ0 - DQ63                | Data In/Out              |
| <u>W0</u> , <u>W2</u>     | Read/Write Enable        |
| <u>OE0</u> , <u>OE2</u>   | Output Enable            |
| <u>RAS0</u> , <u>RAS2</u> | Row Address Strobe       |
| <u>CAS0</u> - <u>CAS7</u> | Column Address Strobe    |
| Vcc                       | Power(+3.3V)             |
| Vss                       | Ground                   |
| NC                        | No Connection            |
| DU                        | Don't use                |
| **SDA                     | Serial Address /Data I/O |
| **SCL                     | Serial Clock             |
| **SA0 - **SA2             | Address in EEPROM        |
| *CB0 - *CB7               | Check Bit                |




\* These pins are not used in this module.

\*\* These pins should be NC in the system which does not support SPD.

# DRAM MODULE

KMM366F203CK  
KMM366F213CK

## FUNCTIONAL BLOCK DIAGRAM



ELECTRONICS

## ABSOLUTE MAXIMUM RATINGS \*

| Item  | Symbol                             | Rating       | Unit |
|---|------------------------------------|--------------|------|
| Voltage on any pin relative V <sub>SS</sub>                   | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V    |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.5 to +4.6 | V    |
| Storage Temperature   | T <sub>stg</sub>                   | -55 to +150  | °C   |
| Power Dissipation   | P <sub>d</sub>                     | 8            | W    |
| Short Circuit Output Current                                  | I <sub>OS</sub>                    | 50           | mA   |

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

| Item               | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width ≤ 15ns which is measured at V<sub>CC</sub>.

\*2 : -1.3V at pulse width ≤ 15ns which is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Symbol            | Speed      | KMM366F203CK |     | KMM366F213CK |     | Unit |
|-------------------|------------|--------------|-----|--------------|-----|------|
|                   |            | Min          | Max | Min          | Max |      |
| I <sub>CC1</sub>  | -5         | -            | 720 | -            | 880 | mA   |
|                   | -6         | -            | 640 | -            | 800 | mA   |
| I <sub>CC2</sub>  | Don't care | -            | 8   | -            | 8   | mA   |
| I <sub>CC3</sub>  | -5         | -            | 720 | -            | 880 | mA   |
|                   | -6         | -            | 640 | -            | 800 | mA   |
| I <sub>CC4</sub>  | -5         | -            | 640 | -            | 720 | mA   |
|                   | -6         | -            | 560 | -            | 640 | mA   |
| I <sub>CC5</sub>  | Don't care | -            | 4   | -            | 4   | mA   |
| I <sub>CC6</sub>  | -5         | -            | 720 | -            | 880 | mA   |
|                   | -6         | -            | 640 | -            | 800 | mA   |
| I <sub>I(L)</sub> | Don't care | -40          | 40  | -40          | 40  | uA   |
| I <sub>O(L)</sub> | Don't care | -5           | 5   | -5           | 5   | uA   |
| V <sub>OH</sub>   | Don't care | 2.4          | -   | 2.4          | -   | V    |
| V <sub>OL</sub>   | Don't care | -            | 0.4 | -            | 0.4 | V    |

I<sub>CC1</sub> : Operating Current \* (R<sub>AS</sub>, C<sub>AS</sub>, Address cycling @t<sub>RC</sub>=min)

I<sub>CC2</sub> : Standby Current (R<sub>AS</sub>=C<sub>AS</sub>=W=V<sub>IH</sub>)

I<sub>CC3</sub> : R<sub>AS</sub> Only Refresh Current \* (C<sub>AS</sub>=V<sub>IH</sub>, R<sub>AS</sub> cycling @t<sub>RC</sub>=min)

I<sub>CC4</sub> : Extended Data Out Mode Current \* (R<sub>AS</sub>=V<sub>IL</sub>, C<sub>AS</sub> cycling : t<sub>HPC</sub>=min)

I<sub>CC5</sub> : Standby Current (R<sub>AS</sub>=C<sub>AS</sub>=W=V<sub>CC</sub>-0.2V)

I<sub>CC6</sub> : C<sub>AS</sub>-Before-R<sub>AS</sub> Refresh Current \* (R<sub>AS</sub> and C<sub>AS</sub> cycling @t<sub>RC</sub>=min)

I<sub>I(L)</sub> : Input Leakage Current (Any input 0 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>+0.3V, all other pins not under test=0 V)

I<sub>O(L)</sub> : Output Leakage Current(Data Out is disabled, 0V ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>)

V<sub>OH</sub> : Output High Voltage Level (I<sub>OH</sub> = -2mA)

V<sub>OL</sub> : Output Low Voltage Level (I<sub>OL</sub> = 2mA)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, address can be changed maximum once while R<sub>AS</sub>=V<sub>IL</sub>. In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle, t<sub>HPC</sub>.

# DRAM MODULE

**KMM366F203CK**  
**KMM366F213CK**

## CAPACITANCE (TA = 25°C, VCC=3.3V, f = 1MHz)

| Item                                | Symbol | Min | Max | Unit |
|-------------------------------------|--------|-----|-----|------|
| Input capacitance[A0-A11(A10)]      | CIN1   | -   | 50  | pF   |
| Input capacitance[W0, W2, OE0, OE2] | CIN2   | -   | 38  | pF   |
| Input capacitance[RAS0, RAS2]       | CIN3   | -   | 38  | pF   |
| Input capacitance[CAS0 - CAS7]      | CIN4   | -   | 17  | pF   |
| Input/Output capacitance[DQ0-DQ63]  | CDQ1   | -   | 17  | pF   |

## AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : VIH/VIL=2.0/0.8V, VOH/VOL=2.0/0.8V, Output loading CL=100pF

| Parameter                                | Symbol | -5  |     | -6  |     | Unit | Note       |
|--|--------|-----|-----|-----|-----|------|------------|
|  |        | Min | Max | Min | Max |      |            |
| Random read or write cycle time          | tRC    | 84  |     | 104 |     | ns   |            |
| Read-modify-write cycle time             | tRWC   | 131 |     | 155 |     | ns   |            |
| Access time from RAS                     | tRAC   |     | 50  |     | 60  | ns   | 3,4,10     |
| Access time from CAS                     | tCAC   |     | 13  |     | 15  | ns   | 3,4,5,14   |
| Access time from column address          | tAA    |     | 25  |     | 30  | ns   | 3,10,14    |
| CAS to output in Low-Z                   | tCLZ   | 3   |     | 3   |     | ns   | 3,14       |
| OE to output in Low-Z                    | tOLZ   | 3   |     | 3   |     | ns   | 3,14       |
| Output buffer turn-off delay from CAS    | tCEZ   | 3   | 13  | 3   | 15  | ns   | 6,11,12,14 |
| Transition time(rise and fall)           | tT     | 2   | 50  | 2   | 50  | ns   | 2          |
| RAS precharge time                       | tRP    | 30  |     | 40  |     | ns   |            |
| RAS pulse width                          | tRAS   | 50  | 10K | 60  | 10K | ns   |            |
| RAS hold time                            | tRSH   | 13  |     | 15  |     | ns   | 14         |
| CAS hold time                            | tCSH   | 38  |     | 45  |     | ns   | 14         |
| CAS pulse width                          | tCAS   | 8   | 10K | 10  | 10K | ns   | 13         |
| RAS to CAS delay time                    | tRCD   | 20  | 37  | 20  | 45  | ns   | 4,14       |
| RAS to column address delay time         | tRAD   | 15  | 25  | 15  | 30  | ns   | 10,14      |
| CAS to RAS precharge time                | tCRP   | 5   |     | 5   |     | ns   | 14         |
| Row address set-up time                  | tASR   | 0   |     | 0   |     | ns   | 14         |
| Row address hold time                    | tRAH   | 10  |     | 10  |     | ns   | 14         |
| Column address set-up time               | tASC   | 0   |     | 0   |     | ns   |            |
| Column address hold time                 | tCAH   | 8   |     | 10  |     | ns   |            |
| Column address to RAS lead time          | tRAL   | 25  |     | 30  |     | ns   | 14         |
| Read command set-up time                 | tRCS   | 0   |     | 0   |     | ns   |            |
| Read command hold time referenced to CAS | tRCH   | 0   |     | 0   |     | ns   | 8          |
| Read command hold time referenced to RAS | tRRH   | 0   |     | 0   |     | ns   | 8,14       |
| Write command hold time                  | tWCH   | 10  |     | 10  |     | ns   |            |
| Write command pulse width                | tWP    | 10  |     | 10  |     | ns   |            |
| Write command to RAS lead time           | tRWL   | 13  |     | 15  |     | ns   | 14         |
| Write command to CAS lead time           | tCWL   | 8   |     | 10  |     | ns   |            |
| Data set-up time                         | tDS    | 0   |     | 0   |     | ns   | 9,14       |
| Data hold time                           | tDH    | 8   |     | 10  |     | ns   | 9,14       |
| Refresh period(2K Ref.)                  | tREF   |     | 32  |     | 32  | ms   |            |
| Write command set-up time                | tWCS   | 0   |     | 0   |     | ns   | 7          |
| CAS to W dealy time                      | tCWD   | 36  |     | 40  |     | ns   | 7          |
| RAS to W dealy time                      | tRWD   | 73  |     | 85  |     | ns   | 7,14       |



ELECTRONICS

## AC CHARACTERISTICS (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 3.3V ± 0.3V. See notes 1, 2.)


Test condition : V<sub>ih</sub>/V<sub>il</sub> = 2.0/0.8V, V<sub>oh</sub>/V<sub>ol</sub> = 2.0/0.8V, Output loading CL = 100pF

| Parameter   | Symbol | -5  |      | -6  |      | Unit | Note    |
|---|--------|-----|------|-----|------|------|---------|
|   |        | Min | Max  | Min | Max  |      |         |
| Column address to $\overline{W}$ delay time                                       | tAWD   | 48  |      | 55  |      | ns   | 7       |
| $\overline{CAS}$ precharge time to $\overline{W}$ delay time                      | tCPWD  | 53  |      | 60  |      | ns   |         |
| $\overline{CAS}$ set-up time( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | tCSR   | 5   |      | 5   |      | ns   | 14      |
| $\overline{CAS}$ hold time( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)   | tCHR   | 10  |      | 10  |      | ns   | 14      |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                               | tRPC   | 5   |      | 5   |      | ns   | 14      |
| Access time from $\overline{CAS}$ precharge                                       | tCPA   |     | 28   |     | 35   | ns   | 3,14    |
| Hyper page cycle time   | tHPC   | 20  |      | 25  |      | ns   | 12      |
| Hyper page read-modify-write cycle time   | tHPRWC | 68  |      | 77  |      | ns   | 12      |
| $\overline{CAS}$ precharge time(Hyper page cycle)                                 | tCP    | 8   |      | 10  |      | ns   |         |
| $\overline{RAS}$ pulse width (Hyper page cycle)                                   | tRASP  | 50  | 200K | 60  | 200K | ns   |         |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                        | tRHCP  | 30  |      | 35  |      | ns   | 14      |
| $\overline{OE}$ access time   | tOEA   |     | 13   |     | 15   | ns   | 14      |
| $\overline{OE}$ to data delay   | tOED   | 13  |      | 15  |      | ns   | 14      |
| Output buffer turn off delay time from $\overline{OE}$                            | tOEZ   | 3   | 13   | 3   | 15   | ns   | 6,11,14 |
| $\overline{OE}$ command hold time   | tOEH   | 13  |      | 15  |      | ns   |         |
| $\overline{W}$ to $\overline{RAS}$ precharge time(C-B-R refresh)                  | tWRP   |     | 10   |     | 10   | ns   | 14      |
| $\overline{W}$ to $\overline{RAS}$ hold time(C-B-R refresh)                       | tWRH   |     | 10   |     | 10   | ns   | 14      |
| Output data hold time   | tDOH   | 5   |      | 5   |      | ns   | 14      |
| Output buffer turn off delay time from $\overline{RAS}$                           | tREZ   | 3   | 13   | 3   | 15   | ns   | 6.11.12 |
| Output buffer turn off delay time from $\overline{W}$                             | tWEZ   | 3   | 13   | 3   | 15   | ns   | 6.11.14 |
| $\overline{W}$ to data delay  | tWED   | 15  |      | 15  |      | ns   | 14      |
| $\overline{OE}$ to $\overline{CAS}$ hold time                                     | tOCH   | 5   |      | 5   |      | ns   |         |
| $\overline{CAS}$ hold time to $\overline{OE}$                                     | tCHO   | 5   |      | 5   |      | ns   |         |
| $\overline{OE}$ precharge time  | tOEP   | 5   |      | 5   |      | ns   |         |
| $\overline{W}$ pulse width(Hyper page cycle)                                      | tWPE   | 5   |      | 5   |      | ns   |         |

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are  $V_{ih}/V_{il}$ .  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF,  $V_{oh}=2.0V$  and  $V_{ol}=0.8V$ .
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non-restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-wirte cycles.
10. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
11.  $t_{CEZ}(\max)$ ,  $t_{REZ}(\max)$ ,  $t_{WEZ}(\max)$  and  $t_{OEZ}(\max)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
12. If  $\overline{RAS}$  goes to high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes to high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
13.  $t_{ASC} \geq 6ns$


READ CYCLE



Don't care  
 Undefined

WRITE CYCLE ( EARLY WRITE )

NOTE : DOUT = OPEN




□ Don't care  
■ Undefined



WRITE CYCLE (  $\overline{OE}$  CONTROLLED WRITE )

NOTE : DOUT = OPEN




□ Don't care  
■ Undefined






## HYPER PAGE WRITE CYCLE ( EARLY WRITE )

NOTE : DOUT = OPEN



HYPER PAGE READ-MODIFY-WRITE CYCLE






**$\overline{\text{RAS}}$  - ONLY REFRESH CYCLE\***


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , DIN = Don't care

DOUT = OPEN



**$\overline{\text{CAS}}$  - BEFORE -  $\overline{\text{RAS}}$  REFRESH CYCLE**


NOTE :  $\overline{\text{OE}}$ , A = Don't care



□ Don't care  
■ Undefined

\* In  $\overline{\text{RAS}}$ -only refresh cycle of 64Mb A-die & B-die, when  $\overline{\text{CAS}}$  signal transits from Low to High, the valid data may be cut off.

HIDDEN REFRESH CYCLE ( READ )




Don't care  
 Undefined



## HIDDEN REFRESH CYCLE ( WRITE )


NOTE : DOUT = OPEN






**CAS - BEFORE - RAS SELF REFRESH CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care



**TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care




Don't care  
 Undefined

# DRAM MODULE


**KMM366F203CK**  
**KMM366F213CK**

## PACKAGE DIMENSIONS


Units : Inches (millimeters)




( Front view )




( Back view )



Detail A



Detail B



Detail C

Tolerances :  $\pm 0.005$  (.13) unless otherwise specified

The used device is 8Mx8 DRAM with EDO mode, SOJ

DRAM Part No. : KMM366F203CK - KM48V2004CK

KMM366F213CK - KM48V2104CK



ELECTRONICS