

IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Features

- 168-Pin Registered 8-Byte Dual In-Line Memory Module
- 16Mx72 Synchronous DRAM DIMM

| | | -7: Re | Units | |
|-----------------|-------------------|-----------|-------|-----|
| DIMM | CAS Latency | 4 | 1 | |
| f_{CK} | Clock Frequency | 133 | 100 | MHz |
| t_{CK} | Clock Cycle | 7.5 | 10.0 | ns |
| t _{AC} | Clock Access Time | 5.65 | 5.65 | ns |

- Intended for 100MHz and 133MHz applications
- Inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V power supply
- Single Pulsed RAS interface
- SDRAMs have four internal banks
- Module has one physical bank
- Fully synchronous to positive clock edge

- Programmable operation:
 - DIMM CAS Latency: 4 (Registered mode);
 - Burst Type: Sequential or Interleave

 - Burst Length: 1, 2, 4, 8, and Full-Page Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge commands
- Suspend mode and Power Down mode
- 12/10/2 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Card size: 5.25" x 1.70" x 0.157"
- Gold contacts
- DRAMs in TSOP Type II Package
- Serial Presence Detect with Write protect feature

Description

IBM13M16734BCA is a registered 168-Pin Synchronous DRAM Dual In-Line Memory Module (DIMM) organized as a 16Mx72 high-speed memory array. The DIMM uses 18 16Mx4 SDRAMs in 400 mil TSOP packages. The DIMM achieves highspeed data-transfer rates of 100MHz and 133MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock.

The DIMM is intended for use in applications operating at 100MHz and 133MHz memory bus speeds. All control and address signals are re-driven through registers/buffers to the SDRAM devices. Operating in registered mode (REGE pin tied high), the control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock).

A phase-lock loop (PLL) on the DIMM is used to redrive the clock signals to both the SDRAM devices and the registers to minimize system clock loading. (CK0 is connected to the PLL, and CK1, CK2, and CK3 are terminated on the DIMM). A single clock

enable (CKE0) controls all devices on the DIMM, enabling the use of SDRAM Power Down modes.

Prior to any access operation, the device CAS latency and burst type/length/operation type must be programmed into the DIMM by address inputs A0-A9 using the mode register set cycle. The DIMM CAS latency when operated in Registered mode is one clock later than the device CAS latency due to the address and control signals being clocked to the SDRAM devices.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked by the DIMM manufacturer. The last 128 bytes are available to the customer and may be write protected by providing a high level to pin 81 on the DIMM. An on-board pulldown resistor keeps this in the Write Enable mode.


All IBM 168-pin DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.



16M x 72 1-Bank Registered SDRAM Module

Preliminary

Card Outline



Ordering Information

| Part Number | Organization | Clock Cycle (CL,t _{RCD} , t _{RP}) | Access Time | Leads | Dimension | Power | |
|---------------------|--------------|---|-------------|-------|------------------------|-------|---|
| IBM13M16734BCA-75AT | 16Mx72 | 7.5ns (333) | 5.4ns | Gold | 5.25" x 1.70" x 0.157" | 3.3V | 1 |



IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Pin Description

| CK0 - CK3 | Clock Inputs | DQ0 - DQ63 | Data Input/Output |
|--------------------------|-----------------------------|-----------------|--|
| CKE0 | Clock Enable | CB0 - CB7 | Check Bit Data Input/Output |
| RAS | Row Address Strobe | DQMB0 - DQMB7 | Data Mask |
| CAS | Column Address Strobe | V_{DD} | Power (3.3V) |
| WE | Write Enable | V _{SS} | Ground |
| <u>\$</u> 0, <u>\$</u> 2 | Chip Selects | NC | No Connect |
| A0 - A9, A11 | Address Inputs | SCL | Serial Presence Detect Clock Input |
| A10/AP | Address Input/Autoprecharge | SDA | Serial Presence Detect Data Input/Output |
| BA0, BA1 | SDRAM Bank Address Inputs | SA0-2 | Serial Presence Detect Address Inputs |
| WP | SPD Write Protect | REGE | Register Enable |


Pinout

| Pin# | Front Side | Pin# | Back Side | Pin# | Front Side | Pin# | Back Side | Pin# | Front Side | Pin# | Back Side | Pin# | Front Side | Pin# | Back Side |
|-------|---------------|---------|--------------|--------|---------------|--------|--------------|----------|---------------|------|--------------|------|---------------|------|--------------|
| 1 | V_{SS} | 85 | V_{SS} | 22 | CB1 | 106 | CB5 | 43 | V_{SS} | 127 | V_{SS} | 64 | V_{SS} | 148 | V_{SS} |
| 2 | DQ0 | 86 | DQ32 | 23 | V_{SS} | 107 | V_{SS} | 44 | NC | 128 | CKE0 | 65 | DQ21 | 149 | DQ53 |
| 3 | DQ1 | 87 | DQ33 | 24 | NC | 108 | NC | 45 | ₹2 | 129 | NC | 66 | DQ22 | 150 | DQ54 |
| 4 | DQ2 | 88 | DQ34 | 25 | NC | 109 | NC | 46 | DQMB2 | 130 | DQMB6 | 67 | DQ23 | 151 | DQ55 |
| 5 | DQ3 | 89 | DQ35 | 26 | V_{DD} | 110 | V_{DD} | 47 | DQMB3 | 131 | DQMB7 | 68 | V_{SS} | 152 | V_{SS} |
| 6 | V_{DD} | 90 | V_{DD} | 27 | WE | 111 | CAS | 48 | NC | 132 | NC | 69 | DQ24 | 153 | DQ56 |
| 7 | DQ4 | 91 | DQ36 | 28 | DQMB0 | 112 | DQMB4 | 49 | V_{DD} | 133 | V_{DD} | 70 | DQ25 | 154 | DQ57 |
| 8 | DQ5 | 92 | DQ37 | 29 | DQMB1 | 113 | DQMB5 | 50 | NC | 134 | NC | 71 | DQ26 | 155 | DQ58 |
| 9 | DQ6 | 93 | DQ38 | 30 | ₹0 | 114 | NC | 51 | NC | 135 | NC | 72 | DQ27 | 156 | DQ59 |
| 10 | DQ7 | 94 | DQ39 | 31 | NC | 115 | RAS | 52 | CB2 | 136 | CB6 | 73 | V_{DD} | 157 | V_{DD} |
| 11 | DQ8 | 95 | DQ40 | 32 | V_{SS} | 116 | V_{SS} | 53 | CB3 | 137 | CB7 | 74 | DQ28 | 158 | DQ60 |
| 12 | V_{SS} | 96 | V_{SS} | 33 | A0 | 117 | A1 | 54 | V_{SS} | 138 | V_{SS} | 75 | DQ29 | 159 | DQ61 |
| 13 | DQ9 | 97 | DQ41 | 34 | A2 | 118 | А3 | 55 | DQ16 | 139 | DQ48 | 76 | DQ30 | 160 | DQ62 |
| 14 | DQ10 | 98 | DQ42 | 35 | A4 | 119 | A5 | 56 | DQ17 | 140 | DQ49 | 77 | DQ31 | 161 | DQ63 |
| 15 | DQ11 | 99 | DQ43 | 36 | A6 | 120 | A7 | 57 | DQ18 | 141 | DQ50 | 78 | V_{SS} | 162 | V_{SS} |
| 16 | DQ12 | 100 | DQ44 | 37 | A8 | 121 | A9 | 58 | DQ19 | 142 | DQ51 | 79 | CK2 | 163 | CK3 |
| 17 | DQ13 | 101 | DQ45 | 38 | A10/AP | 122 | BA0 | 59 | V_{DD} | 143 | V_{DD} | 80 | NC | 164 | NC |
| 18 | V_{DD} | 102 | V_{DD} | 39 | BA1 | 123 | A11 | 60 | DQ20 | 144 | DQ52 | 81 | WP | 165 | SA0 |
| 19 | DQ14 | 103 | DQ46 | 40 | V_{DD} | 124 | V_{DD} | 61 | NC | 145 | NC | 82 | SDA | 166 | SA1 |
| 20 | DQ15 | 104 | DQ47 | 41 | V_{DD} | 125 | CK1 | 62 | NC | 146 | NC | 83 | SCL | 167 | SA2 |
| 21 | CB0 | 105 | CB4 | 42 | CK0 | 126 | NC | 63 | NC | 147 | REGE | 84 | V_{DD} | 168 | V_{DD} |
| Note: | All nin as | ssianme | ents are co | nsiste | nt with all | 8-byte | unbuffered | l versio | ons. | | | | | | |

Note: All pin assignments are consistent with all 8-byte unbuffered versions.

Preliminary

Block Diagram (1 Bank, x4 SDRAMs)





IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Input/Output Functional Description

| Symbol | Type | Polarity | Function |
|--------------------------|-----------------|--|--|
| CK0 - CK3 | Input | Positive Edge | The system clock inputs. All of the SDRAM inputs are sampled on the rising edge of their associated clock. CK0 drives the PLL. CK1, CK2 & CK3 are terminated. |
| CKE0 | Input | Active High | Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode. |
| <u>\$</u> 0, <u>\$</u> 2 | Input | Active Low | Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. |
| RAS, CAS WE | Input | Active Low | When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM. |
| BA0, 1 | Input | _ | Selects which SDRAM bank of four is activated. |
| A0 - A9, A11 A10/AP | Input | _ | During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge. |
| DQ0 - DQ63, CB0 - CB7 | Input Output | _ | Data and Check Bit Input/Output pins. |
| DQMB0 - DQMB7 | Input | Active High | The Data Input/Output masks, associated with one data byte, place the DQ buffers in a high impedance state when sampled high. In Read mode, DQMB has a latency of three clock cycles in Registered mode, and controls the output buffers like an output enable. In Write mode, DQMB has a latency of one clock cycle in Registered mode. In this case, DQMB operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. |
| V_{DD}, V_{SS} | Supply | | Power and ground for the module. |
| REGE | Input | Active High (Register Mode Enable) | The Register Enable pin must be held high for proper registered mode operation (signals redriven to the SDRAMs when the clock rises, and held valid until the next rising clock). |
| SA0 - 2 | Input | _ | These signals are tied at the system planar to either V_{SS} or V_{DD} to configure the SPD EEPROM. |
| SDA | Input Output | _ | This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus time to $V_{\rm DD}$ to act as a pull up. |
| SCL | Input | <u> </u> | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to $V_{\rm DD}$ to act as a pull up. |
| WP | Input | Active High | This signal is pulled low on the DIMM to enable data to be written into the last 128 bytes of the SPD EEPROM. |



16M x 72 1-Bank Registered SDRAM Module

Preliminary

Serial Presence Detect (Part 1 of 2)

| Byte # | Description | SPD Entry Value | Serial PD Data Entry (Hexadecimal) | Notes |
|--------|--|--|--|-------|
| 0 | Number of Serial PD Bytes Written during Production | 128 | 80 | |
| 1 | Total Number of Bytes in Serial PD device | 256 | 08 | |
| 2 | Fundamental Memory Type | SDRAM | 04 | |
| 3 | Number of Row Addresses on Assembly | 12 | 0C | |
| 4 | Number of Column Addresses on Assembly | 10 | 0A | |
| 5 | Number of DIMM Banks | 1 | 01 | |
| 6 - 7 | Data Width of Assembly | x72 | 4800 | |
| 8 | Assembly Voltage Interface Levels | LVTTL | 01 | |
| 9 | SDRAM Device Cycle Time (CL = 3) | 7.5ns | 75 | 1, 2 |
| 10 | SDRAM Device Access Time from Clock at CL=3 | 5.4ns | 54 | |
| 11 | Assembly Error Detection/Correction Scheme | ECC | 02 | |
| 12 | Assembly Refresh Rate/Type | SR/1X(15.625μs) | 80 | |
| 13 | SDRAM Device Width | x4 | 04 | |
| 14 | Error Checking SDRAM Device Width | x4 | 04 | |
| 15 | SDRAM Device Attr: Min Clk Delay, Random Col Access | 1 Clock | 01 | |
| 16 | SDRAM Device Attributes: Burst Lengths Supported | 1, 2, 4, 8,Full Page | 8F | |
| 17 | SDRAM Device Attributes: Number of Device Banks | 4 | 04 | |
| 18 | SDRAM Device Attributes: CAS Latency | 3 | 04 | |
| 19 | SDRAM Device Attributes: CS Latency | 0 | 01 | |
| 20 | SDRAM Device Attributes: WE Latency | 0 | 01 | |
| 21 | SDRAM Module Attributes | Registered/Buffered with PLL | IF | |
| 22 | SDRAM Device Attributes: General | Write-1/Read Burst, Precharge All, Auto-Precharge | 0E | |
| 23 | Minimum Clock Cycle at CLX-1 (CL = 2) | N/A | 00 | 1, 2 |
| 24 | Maximum Data Access Time (t_{AC}) from Clock at CLX-1 (CL = 2) | N/A | 00 | |
| 25 | Minimum Clock Cycle Time at CLX-2 (CL = 1) | N/A | 00 | |
| 26 | Maximum Data Access Time (t _{AC}) from Clock at CLX-2 (CL = 1) | N/A | 00 | |
| 27 | Minimum Row Precharge Time (t _{RP}) | 20ns | 14 | |
| 28 | Minimum Row Active to Row Active delay (t _{RRD}) | 15ns | 0F | |
| 29 | Minimum RAS to CAS delay (t _{RCD}) | 20ns | 14 | |
| 30 | Minimum RAS Pulse width (t _{RAS}) | 45.0ns | 2D | |
| 31 | Module Bank Density | 128MB | 20 | |

^{1.} In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

^{2.} Minimum application clock cycle time is 7.5ns (133MHz).

^{3.} cc = Checksum Data Byte, 00-FF (Hex).

^{4. &}quot;R" = Alphanumeric revision code, A-Z, 0-9.

^{5.} rr = ASCII coded revision code Byte "R".

^{6.} ww = Binary coded decimal week code, 01-51 (Decimal) '01-34 (Hex).

^{7.} yy = Binary coded decimal year code, 0-00 (Decimal) '00-63 (Hex).

^{8.} ss = Serial number data Byte, 00-FF (Hex).

^{9.} These values apply to PC100 applications only.



IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Serial Presence Detect (Part 2 of 2)

| Byte # | Description | SPD Entry Value | Serial PD Data Entry (Hexadecimal) | Notes |
|-----------|---|---------------------------|--|-------|
| 32 | Address and Command Setup Time Before Clock | 1.5ns | 15 | |
| 33 | Address and Command Hold Time After Clock | 0.8ns | 08 | |
| 34 | Data Input Setup Time Before Clock | 1.5ns | 15 | |
| 35 | Data Input Hold Time After Clock | 0.8ns | 08 | |
| 36 - 61 | Reserved | Undefined | 00 | |
| 62 | SPD Revision | JEDEC 2 | 02 | |
| 63 | Checksum for Bytes 0 - 62 | Checksum Data | CC | 3 |
| 64 - 71 | Manufacturers' JEDEC ID Code | IBM | A400000000000000 | |
| 70 | A conseller Manufacturing Landing | Toronto, Canada | 91 | |
| 72 | Assembly Manufacturing Location | Vimercate, Italy | 53 | |
| 73 - 90 | Assembly Part Number | ASCII '13M16734BC"R"-75AT | 31334D31363733344243rr 373541542020 | 4, 5 |
| 91 - 92 | Assembly Revision Code | "R" plus ASCII blank | rr20 | 5 |
| 93 - 94 | Assembly Manufacturing Date | Year/Week Code | yyww | 6, 7 |
| 95 - 98 | Assembly Serial Number | Serial Number | SSSSSSS | 8 |
| 99 - 125 | Reserved | Undefined | Not specified | |
| 126 | Module supports clock frequency | 100MHz | 64 | 9 |
| 127 | Attributes for clock frequency defined in Byte126 | CLK0, CL = 3, C on AP | 85 | 9 |
| 128 - 255 | Open for Customer Use | Undefined | 00 | |

^{1.} In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

- 2. Minimum application clock cycle time is 7.5ns (133MHz).
- 3. cc = Checksum Data Byte, 00-FF (Hex).
- 4. "R" = Alphanumeric revision code, A-Z, 0-9.
- 5. rr = ASCII coded revision code Byte "R".
- 6. ww = Binary coded decimal week code, 01-51 (Decimal) '01-34 (Hex).
- 7. yy = Binary coded decimal year code, 0-00 (Decimal) '00-63 (Hex).
- 8. ss = Serial number data Byte, 00-FF (Hex).
- 9. These values apply to PC100 applications only.



IBM13M16734BCA
16M x 72 1-Bank Registered SDRAM Module

Preliminary

Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units | Notes | |
|------------------|---------------------------------|------------------|---------------------|-------|------|
| V_{DD} | Power Supply Voltage | -0.3 to +4.6 | | | |
| | | SDRAM Devices | -1.0 to +4.6 | | |
| V | Land Waltana | Serial PD Device | -0.3 to +6.5 | | |
| V _{IN} | Input Voltage | Register | 0 - V _{DD} | V | 1 |
| | | PLL | 0 - V _{DD} | | |
| V | Output Voltage | SDRAM Devices | -1.0 to +4.6 | | |
| V _{OUT} | Output Voltage | Serial PD Device | -0.3 to +6.5 | | |
| T_A | Operating Temperature (ambient) | | 0 to +70 | °C | 1 |
| T _{STG} | Storage Temperature | | -55 to +125 | °C | 1 |
| P_{D} | Power Dissipation | | 10.0 | W | 1, 2 |
| I _{OUT} | Short Circuit Output Current | 50 | mA | 1 | |
| F _{OP} | Minimum Operating Frequency | Min. | 66 | MHz | |
| , Ob | William Operating Frequency | Max. | 133 | IVI∏∠ | |

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to Absolute Maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

| ts Notes |
|----------|
| |
| 1 |
| 1 |
| 1 |
| / |

^{2.} Maximum power is calculated assuming the DIMM is in Auto Refresh mode.




IBM13M16734BCA **16M x 72 1-Bank Registered SDRAM Module**

Capacitance (T_A = 25°C, f=1MHz, V_{DD} = 3.3V \pm 0.3V)

| Symbol | Parameter | Organization | Units |
|------------------|--|--------------|-------|
| Symbol | raidilletei | x72 Max. | Units |
| C _{I1} | Input Capacitance (A0 - A9, A10/AP, A11, BA0, BA1, WE, RAS, CAS, CKE0) | 19 | pF |
| C _{I2} | Input Capacitance (\$\overline{S}0\$, \$\overline{S}2\$) | 15 | pF |
| C _{I3} | Input Capacitance (DQMB0 - DQMB7) | 14 | pF |
| C ₁₄ | Input Capacitance (REGE) | 10 | pF |
| C ₁₅ | Input Capacitance (CK0) | 28 | pF |
| C _{I6} | Input Capacitance (CK1, CK2, AND CK3) | 24 | pF |
| C _{I7} | Input Capacitance (SA0 - SA2, SCL, WP) | 9 | pF |
| C _{IO1} | Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7) | 13 | pF |
| C _{IO2} | Input/Output Capacitance (SDA) | 11 | pF |

DC Output Load Circuit



Input/Output Characteristics (T_A= 0 to +70°C, V_{DD} = 3.3V \pm 0.3V)

| Symbol | Parameter | | | x72 | | Notes |
|-------------------|---|----------------------------|-----------------|-------|------|-------|
| | Falaille | Min. | Max. | Units | NOTE | |
| I _{I(L)} | Input Leakage Current, any input | Address and Control Inputs | 10 | 10 | _ | |
| | $(0.0V \le V_{IN} \le 3.6V)$, All Other Pins Not Under Test = 0V | DQ0-63, CB0 - 7 | -4 | +4 | μΑ | |
| | Output Leakage Current (D _{OUT} is disabled, 0.0V ≤ V _{OUT} ≤ 3.6V) | DQ0-63, CB0 - 7 | -4 | +4 | | |
| I _{O(L)} | | SDA | -1 | +1 | μΑ | |
| V _{OH} | Output Level Output "H" Level Voltage (I _{OUT} = -2.0mA) | 2.4 | V _{DD} | V | 4 | |
| V _{OL} | Output Level Output "L" Level Voltage (I _{OUT} = +2.0mA) | 0.0 | 0.4 | V | 1 | |



16M x 72 1-Bank Registered SDRAM Module

Preliminary

Operating, Standby, and Refresh Currents ($T_A = 0 \text{ to } +70 ^{\circ}\text{C}, V_{DD} = 3.3 \text{V} \quad 0.3 \text{V}$)

| Parameter | Symbol | Test Condition | Speed -75A | Units | Notes |
|--|--------------------|---|---------------|-------|-------|
| Operating Current 1 bank operation | I _{CC1} | t _{RC} = t _{RC} (min), t _{CK} = min Active-Precharge command cycling without burst operation | 1530 | mA | 1 |
| Dracharge Standby Current in Dawer Dawn Made | I _{CC2P} | $\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}}(\text{max}), \text{t}_{\text{CK}} = \text{min}, \\ &\overline{\text{CS}} = \text{V}_{\text{IH}} \left(\text{min}\right) \end{aligned}$ | 198 | mA | 1 |
| Precharge Standby Current in Power Down Mode | I _{CC2PS} | $\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}} \text{ (max), } t_{\text{CK}} = \text{Infinity,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \end{aligned}$ | 33 | mA | |
| Developed State Of the Company of th | I _{CC2} | $\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{min,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$ | 810 | mA | 1 |
| Precharge Standby Current in Non-Power Down Mode | I _{CC2S} | $\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{Infinity,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$ | 105 | mA | |
| No Constitute Constitute | I _{CC3} | $\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{min,} \\ &\overline{\text{S}}0, \overline{\text{S}}2 = \text{V}_{IH} \text{ (min)} \end{aligned}$ | 900 | mA | 1 |
| No Operating Current (Active state: 4bank) | I _{CC3P} | $\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}} \text{ (max), t}_{\text{CK}} = \text{min,} \\ &\overline{\text{S}}\text{0, } \overline{\text{S}}\text{2} = \text{V}_{\text{IH}} \text{ (min)} \\ &\text{(Power Down Mode)} \end{aligned}$ | 306 | mA | 1 |
| Burst Operating Current (Active state: 4bank) | I _{CC4} | t_{CK} = min, Read command cycling | 2340 | mA | 1, 2 |
| Auto (CBR) Refresh Current | I _{CC5} | $t_{CK} = min,$ CBR command cycling | 2790 | mA | 1 |
| Self Refresh Current | I _{CC6} | CKE0 ≤ 0.2V | 33 | mA | |

^{1.} These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t_{CK} and t_{RC}. Input signals are changed once during t_{CK}(min). t_{CK}(min) = 7.5ns.

^{2.} The specified values are obtained with the DIMM data outputs open.




IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

AC Characteristics ($T_A = 0$ to +70°C, $V_{DD} = 3.3 \text{V} \pm 0.3 \text{V}$)

- An initial pause of 200μs, with CKE0 held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
- 2. AC timing tests have $V_{IL} = 0.8V$ and $V_{IH} = 2.0V$ with the timing referenced to the 1.40V crossover point.
- 3. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 4. AC measurements assume t_T=1.2ns (1 Volt/ns rise time).
- 5. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 6. A 1ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal.
- 7. All timings are specified at the input receiver of the signal. This allows times to be specified at the end of a transmission line versus at the DIMM connector which displays significant reflections. Refer to the device specifications for non-skew adjusted timings.

AC Output Characteristics Diagram





16M x 72 1-Bank Registered SDRAM Module

Preliminary

Clock and Clock Enable Parameters

| Symbol | Parameter | -75A max. (Device CL t _{RCD} , t _{RP} = 3, 3, 3) | | Units | Notes |
|------------------|---|--|------|-------|-------|
| | | Min. | Max. | | |
| t _{CK4} | Clock Cycle Time, DIMM CAS Latency = 4 | 7.5 | 1000 | ns | 1 |
| t _{AC4} | Clock Access Time, DIMM CAS Latency = 4 | _ | 5.65 | ns | 1, 2 |
| t _{CKH} | Clock High Pulse Width | 2.5 | _ | ns | 3 |
| t _{CKL} | Clock Low Pulse Width | 2.5 | _ | ns | 3 |
| t _{CES} | Clock Enable Setup Time | 1.65 | _ | ns | 1 |
| t _{CEH} | Clock Enable Hold Time | 0.35 | _ | ns | 1 |
| t _{SB} | Power Down Mode Entry Time | 0 | 7.5 | ns | |
| t _T | Transition Time (Rise and Fall) | 0.5 | 10 | ns | |

- 1. DIMM CAS latency = device CL [clock cycles] + 1 for Register mode.
- 2. Access time is measured at 1.4V. See AC output load circuit.
- 3. t_{CKH} is the pulse width of CLK measured from the positive edge to the negative edge referenced to V_{IH} (min). t_{CKL} is the pulse width of CLK measured from the negative edge to the positive edge referenced to V_{IL} (max).



IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Common Parameters

| Cumbal | Parameter | -7: | 5A | Units | Notes | |
|------------------|--|------|--------|-------|-------|--|
| Symbol | Parameter | Min. | Max. | Units | | |
| t _{CS} | Command Setup Time | 1.65 | | ns | 1 | |
| t _{CH} | Command Hold Time | 0.35 | | ns | 1 | |
| t _{AS} | Address and Bank Select Setup Time | 1.65 | | ns | 1 | |
| t _{AH} | Address and Bank Select Hold Time | 0.35 | | ns | 1 | |
| t _{RCD} | RAS to CAS Delay | 20.0 | | ns | 1 | |
| t _{RC} | Bank Cycle Time | 67.5 | | ns | 1 | |
| t _{RAS} | Active Command Period | 45 | 100000 | ns | 1 | |
| t _{RP} | Precharge Time | 20.0 | | ns | 1 | |
| t _{RRD} | Bank to Bank Delay Time | 15 | | ns | 1 | |
| t _{CCD} | t _{CCD} CAS to CAS Delay Time (Same Bank) | | | CLK | | |

^{1.} These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).

Mode Register Set Cycle

| Symbol | Parameter | -7: | 5A | Units | Notes |
|------------------|------------------------------|-----|------|--------|-------|
| Symbol | Symbol Parameter | | Max. | Offics | Notes |
| t _{RSC} | Mode Register Set Cycle Time | 2 | _ | CLK | 1 |

^{1.} These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).

Refresh Cycle

| Cumbal | Parameter | -7: | 5A | Units | Notes |
|-------------------|-------------------------------|------|--------|-------|-------|
| Symbol | Parameter | Min. | Max. | Units | |
| t _{REF} | Refresh Period | _ | 64 | ms | 1, 2 |
| t _{REFI} | Average Refresh Interval Time | _ | 15.625 | μs | |
| t _{REFC} | Row Refresh Cycle Time | 75 | _ | ns | |
| t _{SREX} | Self Refresh Exit Time | 10 | _ | ns | 3 |

^{1. 4096} cycles.

^{2.} Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake up" the device.

^{3.} Self Refresh exit is asynchronous, requiring 10ns to ensure initiation. Self Refresh exit is complete in $10ns + t_{RC}$.



16M x 72 1-Bank Registered SDRAM Module

Preliminary

Read Cycle

| Symbol | Parameter | -7 | 5A | Units | Notes |
|------------------|---------------------------------|------|------|-------|--------|
| Symbol | | Min. | Max. | | INOIES |
| t _{OH} | Data Out Hold Time | 2.45 | | ns | |
| t_{LZ} | Data Out to Low Impedance Time | 0.6 | | ns | |
| t _{HZ3} | Data Out to High Impedance Time | 3.6 | 6.6 | ns | 1 |
| t _{DQZ} | DQM Data Out Disable Latency | 3 | | CLK | |

^{1.} Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

Write Cycle

| Symbol | Parameter | -7: | 5A | Units |
|-------------------|---|------|------|--------|
| Symbol | Falanetei | Min. | Max. | Offics |
| t _{DS} | Data In Setup Time | 1.75 | | ns |
| t _{DH} | Data In Hold Time | 1.05 | | ns |
| t _{DPL} | Data input to Precharge | 15 | | ns |
| t _{DAL3} | Data in to Active Delay (CAS Latency = 3) | 5 | | CLK |
| t _{DQW} | DQM Write Mask Latency | 1 | | CLK |

Presence Detect Read and Write Cycle

| Parameter | Min. | Max. | Units | Notes |
|---|---|---|---|--|
| SCL Clock Frequency | | 100 | KHz | |
| Noise Suppression Time Constant at SCL, SDA Inputs | | 100 | ns | |
| SCL Low to SDA Data Out Valid | 0.3 | 3.5 | μs | |
| Time the Bus Must Be Free before a New Transmission Can Start | 4.7 | | μs | |
| Start Condition Hold Time | 4.0 | | μs | |
| Clock Low Period | 4.7 | | μs | |
| Clock High Period | 4.0 | | μs | |
| Start Condition Setup Time (for a Repeated Start Condition) | 4.7 | | μs | |
| Data in Hold Time | 0 | | μs | |
| Data in Setup Time | 250 | | ns | |
| SDA and SCL Rise Time | | 1 | μs | |
| SDA and SCL Fall Time | | 300 | ns | |
| Stop Condition Setup Time | 4.7 | | μs | |
| Data Out Hold Time | 300 | | ns | |
| Write Cycle Time | | 15 | ms | 1 |
| | SCL Clock Frequency Noise Suppression Time Constant at SCL, SDA Inputs SCL Low to SDA Data Out Valid Time the Bus Must Be Free before a New Transmission Can Start Start Condition Hold Time Clock Low Period Clock High Period Start Condition Setup Time (for a Repeated Start Condition) Data in Hold Time Data in Setup Time SDA and SCL Rise Time SDA and SCL Fall Time Stop Condition Setup Time Data Out Hold Time | SCL Clock Frequency Noise Suppression Time Constant at SCL, SDA Inputs SCL Low to SDA Data Out Valid Time the Bus Must Be Free before a New Transmission Can Start 4.7 Start Condition Hold Time 4.0 Clock Low Period 4.7 Clock High Period 5tart Condition Setup Time (for a Repeated Start Condition) 4.7 Data in Hold Time 0 Data in Setup Time 250 SDA and SCL Rise Time SDA and SCL Fall Time Stop Condition Setup Time 4.7 Data Out Hold Time 300 | SCL Clock Frequency 100 Noise Suppression Time Constant at SCL, SDA Inputs 100 SCL Low to SDA Data Out Valid 0.3 3.5 Time the Bus Must Be Free before a New Transmission Can Start 4.7 Start Condition Hold Time 4.0 Clock Low Period 4.7 Clock High Period 4.0 Start Condition Setup Time (for a Repeated Start Condition) 4.7 Data in Hold Time 0 Data in Setup Time 250 SDA and SCL Rise Time 1 SDA and SCL Fall Time 300 Stop Condition Setup Time 4.7 Data Out Hold Time 300 | SCL Clock Frequency Noise Suppression Time Constant at SCL, SDA Inputs 100 ns SCL Low to SDA Data Out Valid 7 ime the Bus Must Be Free before a New Transmission Can Start 100 ns Start Condition Hold Time 100 ns |

The write cycle time (t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.




IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Wiring and Topology

This section contains the information needed to understand the timing relationships presented in AC Characteristics beginning on page 15. Each timing parameter is measured at the first receiving device (SDRAM DQ pin for data, register input pin for address and control, and PLL Clk input pin for clock). This section will enable the user to understand the pin numbers on the DIMM, the net structures, and the loading associated with these devices. For detailed timing analysis, contact the IBM Marketing Representative for simulation models. Modeling is strongly recommended to determine delay adders of the entire net structure.

Pin Assignments for the 64Mbit SDRAM Planar Component (Top View)





16M x 72 1-Bank Registered SDRAM Module

Preliminary


The table below describes the DQ wiring information for each SDRAM on the DIMM. Note that the DQ wiring is different from that described in the Block Diagram on page 8.

Data Wiring Cross Reference

| DQ SDRAM | DQ SDRAM | | | | | | D | evice | positio | on to [| DIMM | Tab D | ata I/0 |) ¹ | | | | | |
|------------|------------|----|----|----|----|-----|----|-------|---------|---------|------|-------|---------|----------------|-----|-----|-----|-----|-----|
| Designator | Pin Number | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | D16 | D17 |
| DQ0 | 5 | 3 | 7 | 11 | 15 | CB2 | 18 | 23 | 27 | 31 | 32 | 36 | 40 | 45 | CB5 | 48 | 52 | 56 | 60 |
| DQ1 | 11 | 2 | 6 | 10 | 14 | СВЗ | 19 | 22 | 26 | 30 | 33 | 37 | 41 | 44 | CB4 | 49 | 53 | 57 | 61 |
| DQ2 | 44 | 1 | 5 | 9 | 12 | CB0 | 17 | 21 | 25 | 29 | 34 | 38 | 42 | 46 | CB7 | 50 | 54 | 58 | 62 |
| DQ3 | 50 | 0 | 4 | 8 | 13 | CB1 | 16 | 20 | 24 | 28 | 35 | 39 | 43 | 47 | CB6 | 51 | 55 | 59 | 63 |

^{1.} These numbers can be associated with the corresponding DIMM tab pin by referencing the DIMM connector pinout on page 7 of this specification. Example: DQ14 at the DIMM tab (pin 19) is wired to SDRAM device position D3, pin 11.

Data Topology



Note: Transmission lines ("TL") are represented as cylinders and labeled with length designators. These are the only lines which represent physical trace segments.

For more detailed topology information please refer to the current PC133 SDRAM Registered DIMM specification.


| Т | L0 | TI | L1 | То | l lada | |
|-------|-------|-------|-------|-------|--------|------|
| Min | Max | Min | Max | Min | Max | Unit |
| 0.126 | 0.345 | 1.013 | 1.415 | 1.145 | 1.658 | in. |

The table below describes the input wiring for each clock on the DIMM.

Clock Input Wiring

| CK0 | CK1 | CK2 | CK3 |
|-------------------------|----------------|----------------|----------------|
| PLL CLK Input Pin 24 | Termination RC | Termination RC | Termination RC |

Clock Topology





IBM13M16734BCA


16M x 72 1-Bank Registered SDRAM Module

The table below describes the address and control information for each signal on the DIMM. Note that several signals are double loaded at the input of the register.

Register Input Wiring Register Type: ALVCF162835

| Register Pin number | Register 1 Signal | Register 2 Signal | Register 3 Signal |
|---------------------|-------------------|-------------------|-------------------|
| 30 | CLK | CLK | CLK |
| 31 | CAS | NC | DQMB0 |
| 33 | RAS | NC | DQMB4 |
| 34 | A1 | BS1 | DQMB1 |
| 36 | A0 | A11 | DQMB5 |
| 37 | A3 | A10 | NC |
| 38 | A2 | BS0 | NC |
| 40 | A5 | A8 | S0 |
| 41 | A4 | A9 | NC |
| 42 | A7 | A6 | WE |
| 43 | A6 | A7 | WE |
| 44 | A9 | A4 | NC |
| 45 | A8 | A5 | S2 |
| 47 | BS0 | A2 | DQMB6 |
| 48 | A10 | A3 | DQMB2 |
| 49 | A11 | A0 | NC |
| 51 | BS1 | A1 | NC |
| 52 | CKE0 | RAS | DQMB7 |
| 54 | CKE0 | CAS | DQMB3 |

Address/Control Signal Topology



Functional Description and Timing Diagrams


Refer to the IBM PC133 64Mb Synchronous DRAM data sheet (document 46L8543.F46205) for the functional description and timing diagrams for buffered-mode operation.

Refer to the IBM Application Notes *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.

IBM13M16734BCA
16M x 72 1-Bank Registered SDRAM Module

Preliminary

Layout Drawing



Discontinued (8/99 - last order; 12/99 - last ship)



Preliminary

IBM13M16734BCA

16M x 72 1-Bank Registered SDRAM Module

Revision Log

| Rev | Contents of Modification |
|------|--|
| 3/99 | Initial release. |
| 4/99 | Update: • Added 100MHz operation support to DIMM features and description • Updated Absolute Maximum ratings to include maximum frequency • Updated Byte 27 and 29 to reflect 20.0ns t _{RP} and t _{RCD} consistent with 100MHz operation • Updated Byte 126 and 127 to explain their purpose • Updated t _{CEH} , t _{CH} , t _{AH} , t _{RCD} , t _{RP} t _{LZ} , t _{OH} , t _{HZ} , and t _{DPL} • Added a specification for t _{DALS} • Added note to explain t _{SREX} • Remove t _{DDL2} (This was a leftover typo) |



© International Business Machines Corp.1999

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.