

HM514280A/AL Series

262,144-word × 18-bit Dynamic Random Access Memory

The Hitachi HM514280A/AL are CMOS dynamic RAM organized as 262,144-word × 18-bit. HM514280A/AL have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514280A/AL offer fast page mode as a high speed access mode.

Multiplexed address input permits the HM514280A/AL to be packaged in standard 400-mil 40-pin plastic SOJ, standard 475-mil 40-pin plastic ZIP and standard 400-mil 44-pin plastic TSOPII.



Features

- Single 5 V (±10%)
- High speed
 - Access time: 70 ns/80 ns (max)
- Low power dissipation
 - Active mode: 825 mW/770 mW (max)
 - Standby mode: 11 mW (max)
1.1 mW (max) (L-version)
- Fast page mode capability
- 512 refresh cycles: 8 ms
128 ms (L-version)
- 2 $\overline{\text{CAS}}$ byte control
- 2 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
- Battery back up operation (L-version)

Ordering Information

Type No.	Access time	Package
HM514280AJ-7	70 ns	400-mil 40-pin plastic SOJ (CP-40D)
HM514280AJ-8	80 ns	
HM514280AZ-7	70 ns	475-mil 40-pin plastic ZIP (ZP-40)
HM514280AZ-8	80 ns	
HM514280ATT-7	70 ns	400-mil 44-pin plastic TSOPII (TTP-44/40DB)
HM514280ATT-8	80 ns	
HM514280ALJ-7	70 ns	400 mil 40-pin plastic SOJ (CP-40D)
HM514280ALJ-8	80 ns	
HM514280ALZ-7	70 ns	475-mil 40-pin plastic ZIP (ZP-40)
HM514280ALZ-8	80 ns	
HM514280ALTT-7	70 ns	400 mil 44-pin plastic TSOPII (TTP-44/40DB)
HM514280ALTT-8	80 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 – A8	Address input – Row address A0 – A8 – Column address A0 – A8 – Refresh address A0 – A8
I/O0 – I/O17	Data-in/data-out
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/write enable
OE	Output enable
V _{CC}	Power (+5 V)
V _{SS}	Ground

Block Diagram



Truth Table

Inputs					I/O		Operation
$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O0 – I/O8	I/O9 – I/O17	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	Dout	High-Z	Lower byte read
L	H	L	H	L	High-Z	Dout	Upper byte read
L	L	L	H	L	Dout	Dout	Word read
L	L	H	L	H	Din	Don't care	Lower byte write
L	H	L	L	H	Don't care	Din	Upper byte write
L	L	L	L	H	Din	Din	Word write
L	L	L	H	H	High-Z	High-Z	
H to L	L	H	–	–	High-Z	High-Z	CBR refresh
H to L	H	L	–	–	High-Z	High-Z	
H to L	L	L	–	–	High-Z	High-Z	

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	–1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	–1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	–55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to $+70^{\circ}\text{C}$) *2

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage V_{IH}	2.4	—	6.5	V	1	
Input low voltage	(I/O pin) V_{IL}	-1.0	—	0.8	V	1
	(Others) V_{IL}	-2.0	—	0.8	V	1

Notes: 1. All voltage referenced to V_{SS} 2. The supply voltage with all V_{CC} pins must be on the same level.The supply voltage with all V_{SS} pins must be on the same level.**DC Characteristics** ($T_a = 0$ to $+70^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)**HM514280A/AL**

Parameter	Symbol	-7		-8		Unit	Test conditions	Notes
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	150	—	140	mA	$\overline{\text{RAS}}$ cycling $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ cycling $t_{RC} = \min$	1, 2
Standby current	I_{CC2}	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} = V_{IH}$ Dout = High-Z	
		—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}}, \overline{\text{WE}}$ $\overline{\text{OE}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
Standby current (L-version)		—	200	—	200	μA	CMOS interface $\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{OE}}, \overline{\text{WE}}$ $\overline{\text{UCAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
$\overline{\text{RAS}}$ -only refresh current	I_{CC3}	—	140	—	130	mA	$t_{RC} = \min$	2
Standby current	I_{CC5}	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I_{CC6}	—	140	—	130	mA	$t_{RC} = \min$	25

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$) (cont)**HM514280A/AL**

Parameter	Symbol	-7		-8		Unit	Test conditions	Notes
		Min	Max	Min	Max			
Fast page mode current	I _{CC7}	—	130	—	120	mA	t _{PC} = min	1, 3
Battery back up current (Standby with CBR refresh) (L-version)	I _{CC10}	—	300	—	300	μA	Standby: CMOS interface Dout = High-Z CBR refresh: t _{RC} = 250 μs t _{RAS} ≤ 1 μs, <u>LCAS</u> , UCAS = V _{IL} , <u>WE</u> , <u>OE</u> = V _{IH}	4
Input leakage current	I _{LI}	−10	10	−10	10	μA	0 V ≤ Vin ≤ 6.5 V	
Output leakage current	I _{LO}	−10	10	−10	10	μA	0 V ≤ Vout ≤ 6.5 V Dout = disable	
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = −5.0 mA	
Output low voltage	V _{OL}	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{LCAS}$ and $\overline{UCAS} = V_{IH}$.
 4. $V_{IH} \geq V_{CC} - 0.2\text{ V}$, $0 \leq V_{IL} \leq 0.2\text{ V}$, Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 5. All the V_{CC} pins shall be supplied with the same voltage. And all the V_{SS} pins shall be supplied with the same voltage.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{LCAS}$ and $\overline{UCAS} = V_{IH}$ to disable Dout

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)*1, *14, *15, *17, *18

Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output load: 2 TTL gate + C_L (100 pF)
(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

		HM514280A/AL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	20	10000	20	10000	ns	23
Row address setup time	t _{ASR}	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	ns	19
Column address hold time	t _{CAH}	15	—	15	—	ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	t _{RSH}	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	15	—	15	—	ns	20, 24
$\overline{\text{OE}}$ to Din delay time	t _{ODD}	20	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	t _{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t _{DZC}	0	—	0	—	ns	
Transition time (rise and fall)	t _T	3	50	3	50	ns	7
Refresh period	t _{REF}	—	8	—	8	ms	
Refresh period (L-version)	t _{REF}	—	128	—	128	ms	

Read Cycle

		HM514280A/AL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	80	ns	2, 3
Access time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	20	ns	3, 4, 13
Access time from address	t _{AA}	—	35	—	40	ns	3, 5, 13
Access time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	20	ns	3, 23
Read command setup time	t _{RCS}	0	—	0	—	ns	19
Read command hold time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	ns	16, 19
Read command hold time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	ns	16
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	35	—	40	—	ns	
Output buffer turn-off time	t _{OFF1}	0	15	0	15	ns	6
Output buffer turn-off to $\overline{\text{OE}}$	t _{OFF2}	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	t _{CDD}	15	—	15	—	ns	

Write Cycle

		HM514280A/AL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{WCS}	0	—	0	—	ns	10, 19
Write command hold time	t _{WCH}	15	—	15	—	ns	19
Write command pulse width	t _{WP}	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	20	—	20	—	ns	21
Data-in setup time	t _{DS}	0	—	0	—	ns	11, 21
Data-in hold time	t _{DH}	15	—	15	—	ns	11, 21
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ delay time	t _{COD}	—	0	—	0	ns	23

Read-Modify-Write Cycle

		HM514280A/AL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	180	—	200	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	95	—	105	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	45	—	45	—	ns	10
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	60	—	65	—	ns	10
OE hold time from $\overline{\text{WE}}$	t _{OEH}	20	—	20	—	ns	

Refresh Cycle

Parameter		HM514280A/AL				Unit	Notes
		-7		-8			
Symbol	Min	Max	Min	Max			
CAS setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle)	t _{CSR}	10	—	10	—	ns	19
CAS hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle)	t _{CHR}	10	—	10	—	ns	20
RAS precharge to $\overline{\text{CAS}}$ hold time	t _{RPC}	10	—	10	—	ns	19
$\overline{\text{CAS}}$ precharge time in normal mode	t _{CPN}	10	—	10	—	ns	22

Fast Page Mode Cycle

		HM514280A/AL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	45	—	50	—	ns	
Fast page mode $\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	ns	22
Fast page mode $\overline{\text{RAS}}$ pulse width	t _{RASC}	—	100000	—	100000	ns	12
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	40	—	45	ns	3, 13, 20
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	40	—	45	—	ns	
Fast page mode read-modify-write cycle $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPW}	65	—	70	—	ns	
Fast page mode read-modify-write cycle time	t _{PCM}	95	—	100	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{CAS}$ leading edge in an early write cycle and to $\overline{WE}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines $\overline{RAS}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{RAS}$ -only refresh cycle or $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{OE}$ must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

17. When both $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ go low at the same time, all 18-bits data are written into the device. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ cannot be staggered within the same write/read cycles.
18. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
19. t_{ASC} , t_{CAH} , t_{RCS} , t_{RCH} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
20. t_{CRP} , t_{CHR} , t_{ACP} and t_{CPW} are determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
21. t_{CWL} , t_{DH} , t_{DS} and t_{CHS} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
22. t_{CPN} and t_{CP} are determined by the time that both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are high.
23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH \text{ min}}/V_{IL \text{ max}}$ level.
24. t_{CRP} is planned to be improved to match the standard DRAM specifications.


Notes concerning $\overline{2CAS}$ control

Please do not separate the $\overline{UCAS}/\overline{LCAS}$ operation timing intentionally. However skew between $\overline{UCAS}/\overline{LCAS}$ are allowed under the following conditions.

- (1) Each of the $\overline{UCAS}/\overline{LCAS}$ should satisfy the timing specifications individually.
- (2) Different operation mode for upper/lower byte is not allowed; such as following.




- (3) Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.




Timing Waveforms*25

Read Cycle




Note 25.  H or L (H: V_{IH} (min) $\leq V_{\text{IN}} \leq V_{\text{IH}}$ (max), L: V_{IL} (min) $\leq V_{\text{IN}} \leq V_{\text{IL}}$ (max))
 Invalid Dout

Early Write Cycle




* $\overline{OE}$: H or L


Delayed Write Cycle



* Do not enable Dout during delayed write cycle.


Read-Modify-Write Cycle



RAS-Only Refresh Cycle

* $\overline{OE}$, $\overline{WE}$: H or L

** Refresh address : A0 – A8 (AX0 – AX8)


CAS-Before-RAS Refresh Cycle

* $\overline{WE}$: H or L


** Do not extend $t_{RAS} \geq t_{RAS\ max}$.

Untested self refresh mode may be activated and loss of data may be resulted (HM514280A/AL).

Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle



* $\overline{OE}$: H or L

Fast Page Mode Delayed Write Cycle



Fast Page Mode Read-Modify-Write Cycle

