

High Density FLASH Memory Card 16, 32, 48, 64, 80 MEGABYTE

General Description

WEDC's Flash memory cards - FLF Series - offer high density linear Flash memory for code and data storage, high performance disk emulation, mobile PC and embedded applications.

The WEDC FLF series is based on Intel's Multi Level Cell (MLC) Flash memory technology, providing high density Flash components at significantly lower cost per megabyte. MLC technology allows for two bits of information to be stored in a single cell. This leads to reduced die size and reduced cost per megabyte.

WEDC's FLF series cards are built with Intel's 64Mb components, 28F640J5, with manufacturer/device ID of $89/15_{\rm H}$. The FLF series is available in standard densities of 16, 32, 48 and 64MB.

Additionally, WEDC's FLF series provides densities beyond the 64MB density, supported by PCMCIA standard. These higher densities are based on a "paging scheme". By writing a page address to the Configuration Option Register (address 4000H), an additional page of memory could be access. The current FLF series supports densities to 80MB: total of 2 pages: page 0 := 64MB, page 1 := 16MB.

To provide a 16 bit word wide access and to support PCMCIA standard, devices are paired on the card. Therefore, the Flash array is structured in 128K word (256kB) blocks. Write, read and block erase operations can be performed as either a word or byte wide operation.

The FLF series cards conform with the PC Card 95 Standard supported by PCMCIA and JEIDA, providing electrical and physical compatibility. The PC Card form factor offers an industry standard pinout and mechanical outline, allowing density upgrades without system design changes.

WEDC's standard cards are shipped with WEDC's Flash Logo. Cards are also available with blank housings (no Logo). The blank housings are available in both, a recessed (for label) or flat housing. Please contact WEDC sales representative for further information on Custom artwork.

Features


- Low cost, high density Linear Flash Card
- Single 5V Supply
 - (3V/5V operation is available as option)
- Based on Intel 28F640J5 (MLC) Components
- Fast Read Performance
 - 250ns Maximum Access Time
 - (200ns optional)
- •PCMCIA compatible
 - x8/x16 Data Interface
- 32-Byte Write Buffer
 - 6µs per Byte Effective Write Time
- Cross-Compatible Command Support
 - Intel Basic Command Set
 - Common Flash Interface (CFI)
 - Scaleable Command Set
- Power-Down Mode
 - Reset, Power Down Registers
- 10,000 Erase Cycles per Block
- 128K word symmetrical Block Architecture
- PC Card Standard Type II Form Factor

Ordering Information

EDI 7P XXX FLF YY SS T ZZ

where	AAA FLF	11 33 1 22
XXX:	016	16MB
	032	32MB
	048	48MB
	064	64MB
	080	80MB
YY:	02	based on 28F640J5
		With Attribute Memory
SS:	03	WEDC Logo
	04	Blank Housing Type 2
	05	Blank Housing T 2 (Recessed)
T:	C	Commercial
ZZ:	20	200ns
	25	250ns





FLF Flash Card based on Strata Flash 28F640J5



Pinout


1 GND Ground 2 DQ3 I/O Data bit 3 3 DQ4 I/O Data bit 4 4 DQ5 I/O Data bit 5 5 DQ6 I/O Data bit 6 6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 I 9 OE# I Output enable I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 14 I 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage	Active
2 DQ3 I/O Data bit 3 3 DQ4 I/O Data bit 4 4 DQ5 I/O Data bit 5 5 DQ6 I/O Data bit 6 6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 I 9 OE# I Output enable I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 14 I 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy I 17 Vcc Supply Voltage I 18 Vpp1 Prog. Voltage I	_OW
3 DQ4 I/O Data bit 4 4 DQ5 I/O Data bit 5 5 DQ6 I/O Data bit 6 6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 I 9 OE# I Output enable I I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 14 I 15 WE# I Write Enable I I 16 RDY/BSY# O Ready/Busy Lo I 17 Vcc Supply Voltage I 18 Vpp1 Prog. Voltage I 19 A16 I Address bit	.OW
4 DQ5 I/O Data bit 5 5 DQ6 I/O Data bit 6 6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 I 9 OE# I Output enable I I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 8 I 14 A14 I Address bit 13 I 15 WE# I Write Enable I I 16 RDY/BSY# O Ready/Busy I L 17 Vcc Supply Voltage I I 18 Vpp1 Prog. Voltage I I 19 A16 I Address bit 15 21 A12 I Addres	LOW
5 DQ6 I/O Data bit 6 6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 9 9 OE# I Output enable I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 13 I 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy Lo 17 Vcc Supply Voltage I 18 Vpp1 Prog. Voltage I 19 A16 I Address bit 15 21 A12 I	LOW
6 DQ7 I/O Data bit 7 7 CE1# I Card enable 1 I 8 A10 I Address bit 10 I 9 OE# I Output enable I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 13 I 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy Lo 17 Vcc Supply Voltage I 18 Vpp1 Prog. Voltage I 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 7 23 A6 I Address bi	LOW
7 CE1# I Card enable 1 I 8 A10 I Address bit 10 9 9 OE# I Output enable I 10 A11 I Address bit 11 I 11 A9 I Address bit 9 I 12 A8 I Address bit 8 I 13 A13 I Address bit 13 I 14 A14 I Address bit 14 I 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage I 18 Vpp1 Prog. Voltage I 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address b	LOW
9 OE# I Output enable I 10 A11 I Address bit 11 11 A9 I Address bit 9 12 A8 I Address bit 8 13 A13 I Address bit 13 14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy Lo 17 Vcc Supply Voltage 18 Vpp1 Prog. Voltage 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
10 A11 I Address bit 11 11 A9 I Address bit 9 12 A8 I Address bit 8 13 A13 I Address bit 13 14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage 1 18 Vpp1 Prog. Voltage 1 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3	
11 A9 I Address bit 9 12 A8 I Address bit 8 13 A13 I Address bit 13 14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy Lo 17 Vcc Supply Voltage D 18 Vpp1 Prog. Voltage D 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3	LOW
11 A9 I Address bit 9 12 A8 I Address bit 8 13 A13 I Address bit 13 14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy Lo 17 Vcc Supply Voltage D 18 Vpp1 Prog. Voltage D 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3	
13 A13 I Address bit 13 14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage L0 18 Vpp1 Prog. Voltage L1 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3	
14 A14 I Address bit 14 15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage L1 18 Vpp1 Prog. Voltage L2 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3	
15 WE# I Write Enable I 16 RDY/BSY# O Ready/Busy L0 17 Vcc Supply Voltage L0 18 Vpp1 Prog. Voltage L1 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 3 26 A3 I Address bit 3	
16 RDY/BSY# O Ready/Busy Leady/Busy Leady/Busy <t< td=""><td></td></t<>	
17 Vcc Supply Voltage 18 Vpp1 Prog. Voltage 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	LOW
17 Vcc Supply Voltage 18 Vpp1 Prog. Voltage 19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	OW(1)
19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
19 A16 I Address bit 16 20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	N.C.
21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3	
25 A4 I Address bit 4 26 A3 I Address bit 3	
26 A3 I Address bit 3	
27 A2 I Address bit 2	
28 A1 I Address bit 1	
29 A0 I Address bit 0	
30 DQ0 I/O Data bit 0	
31 DQ1 I/O Data bit 1	
32 DQ2 I/O Data bit 2	
33 WP O Write Potect I	
34 GND Ground	HIGH

Pin	Signal name	I/O	Function	Active
35	GND		Ground	
36	CD1#	О	Card Detect 1	LOW
37	DQ11	I/O	Data bit 11	
38	DQ12	I/O	Data bit 12	
39	DQ13	I/O	Data bit 13	
40	DQ14	I/O	Data bit 14	
41	DQ15	I	Data bit 15	
42	CE2#	I	Card Enable 2	LOW
43	VS1	О	Voltage Sense 1	NC (2)
44	RFU		Reserved	
45	RFU		Reserved	
46	A17	I	Address bit 17	
47	A18	I	Address bit 18	
48	A19	I	Address bit 19	
49	A20	I	Address bit 20	
50	A21	I	Address bit 21	
51	Vcc		Supply Voltage	
52	Vpp2		Prog. Voltage	N.C.
53	A22	I	Address bit 22	
54	A23	I	Address bit 23	
55	A24	I	Address bit 24	
56	A25	I	Address bit 25	
57	VS2	О	Voltage Sense 2	N.C.
58	RST	I	Card Reset	HIGH
59	Wait#	О	Extended Bus cycle	LOW(3)
60	RFU		Reserved	
61	REG#	I	Attrib Mem Select	
62	BVD2	0	Bat. Volt. Detect 2	(3)
63	BVD1	О	Bat. Volt. Detect 1	(3)
64	DQ8	I/O	Data bit 8	
65	DQ9	I/O	Data bit 9	
66	DQ10	О	Data bit 10	
67	CD2#	0	Card Detect 2	LOW
68	GND		Ground	

Notes:

- 1. RDY/BSY signal is an open drain type output, pull-up resistors are required on the host side.
- 2. VS1 is connected to GND for 3.3V/5V cards and N.C. for 5V only cards.
- 3. Wait#, BVD1 and BVD2 are internally connected to Vcc by resistors for compatibility.

Mechanical





Card Signal Description

Symbol	Туре	Name and Function
A0 - A25	INPUT	ADDRESS INPUTS: A0 through A25 enable direct addressing of up
		to 64MB of memory on the card. Signal A0 is not used in word access
		mode. A25 is the most significant bit
DQ0 - DQ15	INPUT/OUTPUT	DATA INPUT/OUTPUT: DQ0 THROUGH DQ15 constitute the
		bi-directional databus. DQ15 is the MSB.
CE1#, CE2#	INPUT	CARD ENABLE 1 AND 2: CE1# enables even byte accesses, CE2#
		enables odd byte accesses. Multiplexing A0, CE1# and CE2# allows 8-
		bit hosts to access all data on DQ0 - DQ7 (see truth table).
OE#	INPUT	OUTPUT ENABLE: Active low signal gating read data from the
		memory card.
WE#	INPUT	WRITE ENABLE: Active low signal gating write data to the memory
		card.
RDY/BSY#	OUTPUT	READY/BUSY OUTPUT: Indicates status of internally timed erase
		or program algorithms. A high output indicates that the card is ready to
		accept accesses. A low output indicates that one or more devices in the
		memory card are busy with internally timed erase or write activities.
CD1#, CD2#	OUTPUT	CARD DETECT 1 and 2: Provide card insertion detection. These
		signals are internally connected to ground on the card. The host shall
		monitor these signals to detect card insertion. Pulled up on host side.
WP	OUTPUT	WRITE PROTECT: Write protect reflects the status of the Write
		Protect switch on the memory card. WP set to high = write protected,
		providing internal hardware write lockout to the Flash array.
		If card does not include optional write protect switch, this signal will be
		pulled low internally indicating write protect = "off".
VPP1, VPP2	N.C.	PROGRAMMING VOLTAGES: Not connected for 5V only card.
VCC		CARD POWER SUPPLY: 5.0V for all internal circuitry.
GND		CARD GROUND
REG#	INPUT	ATTRIBUTE MEMORY SELECT: Active low signal, enables
		access to attribute memory space, occupied by the Card Information
		Structure (CIS) and Card Registers.
RST	INPUT	RESET: Active high signal for placing card in Power-on default state.
		Reset can be used as a Power-Down control for the memory array.
WAIT#	OUTPUT	WAIT: This signal is pulled high internally for compatibility. No wait
		states are generated.
BVD1, BVD2	OUTPUT	BATTERY VOLTAGE DETECT: These signals are pulled high to
		maintain SRAM card compatibility.
VS1, VS2	OUTPUT	VOLTAGE SENSE: Notifies the host socket of the card's VCC
		requirements. VS1 and VS2 are open to indicate a 5V card.
RFU		RÉSERVED FOR FUTURE ÚSE
N.C.		NO INTERNAL CONNECTION TO CARD: pin may be driven
		or left floating.

Functional Truth Table

READ function						Comm	on Memory		Attribut	te Memory	
Function Mode	/CE2	/CE1	Α0	/OE	/WE	/REG	D15-D8	D7-D0	/REG	D15-D8	D7-D0
Standby Mode	Н	Н	Χ	Х	Х	Х	High-Z	High-Z	Х	High-Z	High-Z
Byte Access (8 bits)	Н	L	L	L	Н	Н	High-Z	Even-Byte	L	High-Z	Even-Byte
	Н	L	Н	L	Н	Н	High-Z	Odd-Byte	L	High-Z	Not Valid
Word Access (16 bits)	L	L	Х	L	Н	Н	Odd-Byte	Even-Byte	L	Not Valid	Even-Byte
Odd-Byte Only Access	L	Н	Х	L	Н	Н	Odd-Byte	High-Z	L	Not Valid	High-Z
WRITE function											
Standby Mode	Н	Н	Χ	Х	Х	Х	Х	Х	Х	Χ	X
Byte Access (8 bits)	Н	L	L	Н	L	Н	Х	Even-Byte	L	Х	Even-Byte
	Н	L	Н	Н	L	Н	Х	Odd-Byte	L	Х	Х
Word Access (16 bits)	L	L	Χ	Н	L	Н	Odd-Byte	Even-Byte	L	Х	Even-Byte
Odd-Byte Only Access		Н	Х	Н		Н	Odd-Byte	X		X	X

PCMCIA Flash Memory Card

FLF Series



Card Interface

The FLF series flash card complies with PC Card standard (PCMCIA, March 1997). While maintaining PCMCIA compatibility, the FLF series card has integrated special features to extend functionality.

Card has built in 2 control registers:

- Configuration Option Register (COR) Address = 4000_h
- Configuration and Status Register (CSR) Address = 4002_h

COR register: provide a soft reset function (bit D7) and additional page register (bit D0) to extend card capacity beyond 64MB.

SReset

As defined by PCMCIA, setting the SReset bit to 1, places the card in the reset state. During this state all memory devices are place in power down mode, minimizing power consumption. Returning this bit to 0 leaves the reset cycle and place the card in the same condition as following a power up or hardware reset. This bit must be cleared to 0, to access any device on the card.

Complete soft reset cycle must consist of a 2 step write sequence to the SReset bit:

- 1. Initialization: write 1 to SReset
- reset cycle begin
- memory devices enters Power-Down mode aborting all operations and clearing all registers.
 - 2. Write 0 to SReset
 - Reset cycle ends
 - memory devices and registers enters power on default state

Card can be place in Power Down mode by activating Reset signal (pin58) or by controlling the bit D2 in CSR register.

LevlRequest

Not supported

Configuration Index

Configuration Index bits (D0 - D5) are defined to provide address extension bits -page address, to extend card capacity beyond 64MB.

Only bit D0 is supported:

- D0 set to 0 selects page 0
- D0 set to 1 selects: page 1

D0 is set to the value of 0, during power on or any reset.

CSR register: provide a power control of memory array. Only bit D2 is supported; all other bits are "don't care"

PwrDwn

Writing 1 to PwrDwn bit (D2) forces each memory device on the card into a reset/power down mode by asserting all the devices RP# pins. Writing 0 to the bit returns the array to stand by mode.

 $\label{eq:card-continuous} Card Information Structure (CIS) contains information about Registers addressing and Memory structure. \\ Cards with memory capacity < 64MB do not support Configuration Index bits.$

Notes:

- 1. Reading from undefined address location or unsupported bits will return random data.
- Writing to undefined address location may result in card malfunctioning due to limited address decoding.
- 3. See block diagram for more details about control registers.



Absolute Maximum Ratings (2)

Operating Temperature TA (ambient) Commercial

Commercial 0°C to +60 °C
Storage Temperature -10°C to +70 °C
Voltage on any pin relative to VSS
VCC supply Voltage relative to VSS
-0.5V to +7.0V

Note:

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Characteristics (1)

Symbol	Parameter	Density (Mbytes)	Notes	Typ ⁽³⁾	Max	Units	Test Conditions
ICCR	VCC Read Current	16,32,48,64,80		70	110	mA	VCC = VCCmax tcycle = 200ns
ICCW	VCC Program Current	16,32,48,64,80		70	120	mA	2 memory devices
ICCE	VCC Erase Current	16,32,48,64,80		70	140	mA	2 memory devices
ICCD	VCC Power-down	16	2	160	250	μΑ	VCC = VCCmax
	Current	32		320	500		Control Signals = VCC
		48		480	750		Reset = VCC (active)
		64		650	1000		
		80		800	1250		
ICCS	VCC Standby	16	2	0.2	0.4	mA	VCC = VCCmax
(CMOS)	Current	32		0.4	0.7		Control Signals = VCC
		48		0.6	1.0		
		64		0.8	1.3		
		80		1.0	1.6		Reset = 0V (not active)

CMOS Test Conditions: $VCC = 5V \pm 5\%$, $VIL = VSS \pm 0.2V$, $VIH = VCC \pm 0.2V$

Notes:

- All currents are RMS values unless otherwise specified. ICCR, ICCW and ICCE are based on Word wide operations (2 memory devices activated).
- 2. Control Signals: CE₁#, CE₂#, OE#, WE#.
- 3. Typical: VCC = 5V, T = +25°C.

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
ILI	Input Leakage Current	1, 2		±20	μA	VCC = VCCMAX
						Vin =VCC or GND
ILO	Output Leakage	1		±20	μΑ	VCC = VCCMAX
	Current					Vin =VCC or GND
VIL	Input Low Voltage	1	0	0.8	V	
VIH	Input High Voltage	1	0.7xVCC	VCC+0.5	V	
VOL	Output Low Voltage	1		0.4	V	IOL = 3.2mA
VOH	Output High Voltage	1	VCC-0.4	VCC	V	IOH = -2.0mA
VLKO	VCC Erase/Program Lock Voltage	1	3.25		٧	

Notes:

- 1. Values are the same for byte and word wide modes for all card densities.
- 2. Exception: Leakage current on control signals with internal pull up resistors (see block diag) will be $< 500 \mu A$ when VIN=GND.




AC Characteristics

Read Timing Parameters

		200ns	ns 250ns			
SYMBOL (PCMCIA)	Parameter	Min	Max	Min	Max	Unit
t _{RC}	Read Cycle Time	200		250		ns
t _a (A)	Address Access Time		200		250	ns
t _a (CE)	Card Enable Access Time		200		250	ns
t _a (OE)	Output Enable Access Time		90		100	ns
t _{su} (A)	Address Setup Time		20		30	ns
t _{su} (CE)	Card Enable Setup Time		0		0	ns
t _h (A)	Address Hold Time		20		20	ns
t _h (CE)	Card Enable Hold Time		20		20	ns
t _∨ (A)	Output Hold from Address Change		0		0	ns
t _{dis} (CE)	Output Disable Time from CE#		90		100	ns
t _{dis} (OE)	Output Disable Time from OE#		90		100	ns
t _{dis} (CE)	Output Enable Time from CE#	5		5		ns
t _{dis} (OE)	Output Enable Time from OE#	5		5		ns
t _{rec} (RST)	Power Down recovery to Output Delay. VCC = 5V		500		500	ns

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

Read Timing Diagram






Write Timing Parameters

		200ns		250ns		
SYMBOL (PCMCIA)	Parameter	Min	Max	Min	Max	Unit
t _C W	Write Cycle Time	200		250		ns
t _w (WE)	Write Pulse Width	120		150		ns
t _{su} (A)	Address Setup Time	20		30		ns
t _{su} (A-WEH)	Address Setup Time for WE#		140		180	ns
t _{su} (CE-WEH)	Card Enable Setup Time for WE#	140		180		ns
t _{su} (D-WEH)	Data Setup Time for WE#	60		80		ns
t _h (D)	Data Hold Time	30		30		ns
t _{rec} (WE)	Write Recover Time/Address hold	30		30		ns
t _{dis} (WE)	Output Disable Time from WE#		90		100	ns
t _{dis} (OE)	Output Disable Time from OE#		90		100	ns
t _{en} (WE)	Output Enable Time from WE#	5		5		ns
t _{dis} (OE)	Output Enable Time from OE#	5		5		ns
t _{su} (OE-WE)	Output Enable Setup from WE#	10		10		ns
t _h (OE-WE)	Output Enable Hold from WE#	50		50		ns
t _{su} (CE)	Card Enable Setup Time from OE#	0		0		ns
t _h (CE)	Card Enable Hold Time	20		20		ns
t _{rec} (WEL)	Reset recovery to WE going low	1		1		μs

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

Write Timing Diagram





Data Write and Erase Performance (1,3)


 $VCC = 5V \pm 5\%$, $T_A = 0C \text{ to} + 70C$

SYM	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
t _{WHQV1}	Word/Byte Program time	2,4		6		μs	Effective time per Byte (using Write Buffer)
t _{WHQV3}	Byte Program Time (using Byte program command)			120		μs	
	Block Program Time (using write to buffer command)	2		0.8		sec	Word Program Mode
t _{WHQV4}	Block Erase Time	2		1.0		sec	
t _{WHRH}	Erase Suspend Latency Time to Read			25	35	μs	

Notes:

- 1. Typical: Nominal voltages and $T_A = 25C$.
- 2. Excludes system overhead.
- 3. Valid for all speed options.
- 4. To maximize system performance RDY/BSY# signal should be polled.

Waveforms for Reset Operation




SYMBOL	Parameter	Min	Max	Unit
t _{w(RST)}	Reset pulse High time	35		μs
P2	RST Low to reset during Erase/Program/Lock-bit		100	ns
t _{rec(RST)}	Reset Low to output delay		500	ns
t _{rec(WEL)}	Reset Recovery to WE going Low	1		μs
twhrl	WE High to Rdy/Bsy going low		100	ns

CWICIA Flash Memory Card

products will be marked only with the WED prefix.





some products will also be marked with our new company name/acronym (WED). Starting October 2000 all PCMCIA

PART NUMBERING <u>7 P 016 FLF02 00 C 15</u> Card access time 15 150ns 25 250ns **Temperature range** C Commercial 0°C to +70°C Industrial -40°C to +85°C **Packaging option** 00 Standard, type 1 Card family and version - See Card Family and Version Info. for details (next page) Card capacity 16MB 016 PC card P Standard PCMCIA R Ruggedized PCMCIA Card technology **FLASH** 8 **SRAM**

PCMCIA Flash Memory Card

FLF Series



CIS data for 16-64MB cards based on Intel 28F640J5

Address	Value	Description	Address	Value	Description	Address	Value	Description
00H	01H	CISTPL_DEVICE	4EH	1BH	CISTPL_CFTABLE_ENTRY	A4H	54H	T
02H	03H	TPL_LINK	50H	03H	TPL_LINK	A6H	52H	R
04H	51H	FLASH = 250ns	52H	00H	TPCE_INDEX	A8H	4FH	0
0011	0511	(device writable)	5411	0011	TDOE FO (an animation)	AAH	4EH	N
06H	3EH	CARD SIZE: 16MB	54H	00H	TPCE_FS (no selection)	ACH	49H	I
	7EH	32MB	56H	FFH	END OF TUPLE	AEH	43H	С
	BEH	48MB	58H	15H	CISTPL_VERS1	ВОН	20H	SPACE
0011	FEH	64MB	5AH	47H	TPL_LINK	B2H	44H	D
08H	FFH	END OF TUPLE	5CH	05H	TPLLV1_MAJOR	B4H	45H	E
0AH	18H	CISTPL_JEDEC_C	5EH	00H	TPLLV1_MINOR	B6H	53H	S
0CH	03H	TPL_LINK	60H	45H	E	B8H	49H	l
0EH	89H	INTEL - ID	62H	44H	D	BAH	47H	G
10H	15H	INTEL 28F640J5 - ID	64H	49H	I	BCH	4EH	N
12H	FFH	END OF TUPLE	66H	37H	7	BEH	53H	S
14H	17H	CISTPL DEVICE A	68H	50H	P	C0H C2H	20H	SPACE
16H	03H	TPL_LINK	6AH	30H	0	C2H C4H	49H 4EH	N
18H	42H	EEPROM - 200ns	6CH	34H	4	C4H C6H	45H	C
1AH	01H	Device Size = 2KBytes	6EH	38H	8	C8H	45H	0
1CH	FFH	END OF TUPLE	70H	46H	F	CAH	52H	R
1EH	1EH	CISTPL DEVICEGEO	72H	4CH	L	CCH	50H	P
20H	07H	TPL_LINK	74H	46H	 F	CEH	4FH	0
22H	02H	DGTPL_BUS	76H	30H	0	D0H	52H	R
24H	12H	DGTPL_EBS	78H	32H	2	D2H	41H	A
26H	01H	DGTPL_RBS	7AH	2DH	-	D4H	54H	T
28H	01H	DGTPL_WBS	7CH	2DH	_	D6H	45H	E
2AH	01H	DGTPL_PART	7EH	2DH	_	D8H	44H	D
2CH	01H	FLASH DEVICE	80H	32H	2	DAH	20H	SPACE
2011	VIII	NON-INTERLEAVED	82H	35H	5	DCH	00H	END TEXT
2EH	FFH	END OF TUPLE	84H	20H	SPACE	DEH	31H	1
30H	20H	CISTPL MANFID	86H	00H	END TEXT	E0H	39H	9
32H	05H	TPL_LINK(04H)	88H	43H	C	E2H	39H	9
34H		EDI	8AH	4FH	0	E4H	38H	8
0 11 1	. 011	TPLMID_MANF: LSB	0/111	7		E6H	00H	END TEXT
36H	01H	EDI	8CH	50H	Р	E8H	FFH	END OF LIST
2011	00H	TPLMID_MANF: MSB LSB: Number Not	8EH	59H	Y	EAH	FFH	
38H	υυп	Assigned	ОЕП	ээп	Ť			
ЗАН	00H	MSB: Number Not Assigned	90H	52H	R			
3CH	FFH	END OF TUPLE	92H	49H	I			
3EH	1AH	CISTPL_CONF	94H	47H	G			
40H	06H	TPL_LINK	96H	48H	Н			
42H	01H	TPCC_SZ	98H	54H	Т			
44H	00H	TPCC_LAST	9AH	20H	SPACE			
46H	00H	TPCC_RADR	9CH	45H	E			
48H	40H	TPCC_RADR	9EH	4CH	L			
4AH	03H	TPCC_RMSK	A0H	45H	E			
		_						



CIS data for 80MB card based on Intel 28F640J5

Address	Value	Description	Address	Value	Description	Address	Value	Description
00H	01H	CISTPL_DEVICE	50H	20H	CISTPL_MANFID	A0H	45H	Е
02H	03H	TPL_LINK	52H	04H	TPL_LINK(04H)	A2H	4CH	L
04H	51H	FLASH = 250ns (device	54H	F6H	EDI	A4H	45H	Ε
0011		writable)	5011	0411	TPLMID_MANF: LSB	A6H	43H	С
06H	FEH	CARD SIZE: 64MB(1 st page)	56H	01H	EDI TPLMID_MANF: MSB	A8H	54H	T
08H	FFH	END OF TUPLE	58H	00H	LSB: Number Not	AAH	52H	R
					Assigned	ACH	4FH	0
0AH	09H	CISTPL_EXTDEVICE	5AH	00H	MSB: Number Not	AEH	4EH	N
0CH	06H	TPL_LINK	5CH	15H	Assigned CISTPL_VERS1	ВОН	49H	1
0EH	04H	Mem Paging Info:	5EH	47H	TPL_LINK	B2H	43H	С
	0411	1bit/COR/64M	JEII	7/11	11 2_2 4	B4H	20H	SPACE
10H	51H	FLASH = 250ns	60H	05H	TPLLV1_MAJOR	B6H	44H	D
12H	07H	Device Size Extender	62H	00H	TPLLV1_MINOR	B8H	45H	Е
14H	01H	1x64MB	64H	45H	Е	BAH	53H	S
16H	3EH	+16MB	66H	44H	D	BCH	49H	I
18H	FFH	END OF TUPLE	68H	49H	1	BEH	47H	G
1AH	1AH	CISTPL_CONF	6AH	37H	7	C0H	4EH	N
1CH	06H	TPL_LINK	6CH	50H	Р	C2H	53H	S
1EH	01H	TPCC_SZ	6EH	30H	0	C4H	20H	SPACE
20H	00H	TPCC_LAST(no index	70H	38H	8	C6H	49H	1
0011		descript)	7011			C8H	4EH	N
22H	00H	TPCC_RADR: LSByte	72H	30H	0	CAH	43H	С
24H	40H	TPCC_RADR: MSByte	74H 76H	46H	F	CCH	4FH	0
26H	03H	TPCC_RMSK: 2 Reg END OF TUPLE		4CH	L F	CEH	52H	R
28H	FFH		78H	46H		D0H	50H	P
2AH	18H	CISTPL_JEDEC_C	7AH	30H	0	D2H	4FH	0
2CH	03H	TPL_LINK	7CH	32H	2	D4H	52H	R
2EH	89H	INTEL - ID	7EH	2DH	-	D6H	41H	Α
30H		INTEL 28F640J5 - ID	80H	2DH	-	D8H	54H	Т
32H	FFH	END OF TUPLE	82H	2DH	-	DAH	45H	E
34H	17H	CISTPL_DEVICE_A	84H	32H	2	DCH	44H	D
36H	03H	TPL_LINK	86H	35H	5	DEH	20H	SPACE
38H	42H	EEPROM - 200ns	88H	20H	SPACE	E0H	00H	END TEXT
3AH	01H	Device Size = 2KBytes	8AH	00H	END TEXT	E2H	31H	1
3CH	FFH	END OF TUPLE	8CH	43H	С	E4H	39H	9
3EH	1EH	CISTPL_DEVICEGEO	8EH	4FH	0	E6H	39H	9
40H	07H	TPL_LINK	90H	50H	Р	E8H	38H	8
42H	02H	DGTPL_BUS	92H	59H	Y	EAH	00H	END TEXT
44H	12H	DGTPL_EBS	94H	52H	R	ECH	FFH	END OF LIST
46H	01H	DGTPL_RBS	96H	49H	1	EEH	FFH	CISTPL_END
48H	01H	DGTPL_WBS	98H	47H	G	D2H	FFH	
4AH	01H	DGTPL_PART	9AH	48H	Н		1	1
4CH	01H	FLASH DEVICE	9CH	54H	Т			
	<u> </u>	NON-INTERLEAVED	9EH	20H	SPACE			
4EH	FFH	END OF TUPLE						



REVISION HISTORY							
Date of revision	Version	Description					
20-Mar-98	-001	Initial release					
27-May-99	-002	Logo change					
5lun-00	-003	Added Page 10, changed page header					

White Electronic Designs Corporation

One Research Drive, Westborough, MA 01581, USA

tel: (508) 366 5151 fax: (508) 836 4850 www.whiteedc.com

