


DESCRIPTION:

The DPV32X16A is a 40-pin Pin Grid Array (PGA) consisting of two 32K X 8 UVEPROM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients. The LCC's are mounted in a pattern resulting in the smallest possible module outline.

The pins have been arranged around a central 0.3" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing two 0.1 μ f decoupling capacitors.





FEATURES:

- Organizations Available:
64K x 8 or 32K x 16
- Access Times:
55*, 70, 90, 120, 150, 170, 200, 250ns
- Fully Static Operation
- No clock or refresh required
- Programming Voltage 13.0 Vdc
- Simple Programming Requirements
- Three-State Outputs
- High Speed Programming Algorithm
(1.0ms Pulses Typ.)
- Common Data Inputs and Outputs
- TTL-compatible Inputs and Outputs
- 40-Pin PGA (Pin Grid Array) Package

* Commercial only.

PIN NAMES	
A0 - A14	Address Inputs
I/O0 - I/O15	Data In/Out
$\overline{CE0}$, $\overline{CE1}$	Chip Enables
\overline{OE}	Output Enable
VDD	Power (+ 5V)
VSS	Ground
VPP	Programming Voltage
N.C.	No Connect



2759415 0001379 228

ABSOLUTE MAXIMUM RATINGS ¹			
Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ²	-0.5 to +7.0	V
V _{IO}	Input/Output Voltage ²	-0.5 to +7.0	V
V _{PP}	Programming Voltage ²	-0.5 to +14.0	V


AC TEST CONDITIONS: Including Programming	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Time	≤ 20ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

RECOMMENDED OPERATING RANGE ²					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage ⁴	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +1.0	V
V _{IL}	Input LOW Voltage	-0.2		0.8	V
V _{PP}	V _{PP} Supply Voltage ⁵	12.75	13.0	13.25	V

Output Load		
Float	C _L	Parameters Measured
1	100 pF	except t _{DF} and t _{DFP}
2	5 pF	t _{DF} and t _{DFP}

CAPACITANCE ³ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{CE}	Chip Enable	15	pF	V _{IN} = 0V
C _{ADR}	Address Input	35		
C _{OE}	Output Enable	35		
C _{I/O}	Data Input/Output	25		

Figure 1. Output Load
* Including Scope and Jig Capacitance.



DC OPERATING CHARACTERISTICS ⁶ : Over operating ranges							
Symbol	Characteristics	Test Conditions	X8		X16		Unit
			Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = V _{DD}	-20	20	-20	20	μA
I _{OUT}	Output Leakage Current	CE = V _{IH} , V _{IN} = V _{DD} or V _{SS}	-20	20	-10	10	μA
I _{CC}	V _{DD} Operating Current, Read	V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA Cycle = min., Duty = 100%	120-250ns	30		50	mA
			55-90ns	90		110	
I _{SB1}	V _{DD} Standby Current I _{OUT} = 0mA (TTL)	CE = V _{IH} , V _{IN} = V _{IH} or V _{IL}	120-250ns	6		6	mA
			55-90ns	70		70	
I _{SB2}	V _{DD} Standby Current (CMOS)	CE = V _{DD} ± 0.3V, I _{OUT} = 0mA V _{IN} ≥ V _{DD} - 3.0V or V _{IN} ≤ 0.3V	120-250ns	400		400	μA
			55-90ns	60		60	
I _{PP1}	V _{PP} Supply Current Programming	CE ₁ = V _{IL} , OE = V _{IH}		30		60	mA
I _{PP3}	V _{PP} Supply Current Read ⁴	CE, OE = V _{IL} , I _{OUT} > 0mA		40		40	μA
V _{OL}	Output LOW Voltage	I _{OUT} = 2.1mA		0.45		0.45	V
V _{OH1}	Output HIGH Voltage	I _{OUT} = -400μA	2.4		2.4		V
V _{IL}	Input LOW Level		-0.2	0.8	-0.2	0.8	V
V _{IH}	Input HIGH Level		2.2	V _{DD} +1	2.2	V _{DD} +1	V

FUNCTIONS AND PIN CONNECTIONS						
Mode	Function	\overline{CE}	\overline{OE}	V_{PP}	V_{DD}	I/O0 - I/O15
Read Operations	Read	L	L	5V	5V	Data Out
	Output Deselect	L	H			High Impedance
	Standby	H	X			High Impedance
Program Operations ($T_A = +25 \pm 5^\circ\text{C}$)	Program	L	H	13.0V	6.5V	Data In
	Program Inhibit	H	H			High Impedance
	Program Verify	H	L			Data Out

L = LOW, H = HIGH and X = Don't Care



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges											
No.	Symbol	Parameter	55ns*		70ns		90ns		120ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t_{ACC}	Address Access Time ⁸		55	70	90	120			ns	
2	t_{CE}	Chip Enable to Output Valid ⁷		55	70	90	120			ns	
3	t_{OE}	Output Enable to Output Valid ^{7,8}		25	30	30	50			ns	
4	t_{DF}	\overline{OE} or \overline{CE} HIGH to Output Float ^{3,9}	0	25	0	30	0	30	0	45	ns
5	t_{OH}	Output Hold from Address Change	0		0		0		0		ns

* Commercial only.

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges											
No.	Symbol	Parameter	150ns		170ns		200ns		250ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t_{ACC}	Address Access Time ⁸		150	170	200	250			ns	
2	t_{CE}	Chip Enable to Output Valid ⁷		150	170	200	250			ns	
3	t_{OE}	Output Enable to Output Valid ^{7,8}		60	70	75	100			ns	
4	t_{DF}	\overline{OE} or \overline{CE} HIGH to Output Float ^{3,9}	0	50	0	50	0	55	0	60	ns
5	t_{OH}	Output Hold from Address Change	0		0		0		0		ns

AC PROGRAMMING CONDITIONS AND CHARACTERISTICS: Over operating ranges					
No.	Symbol	Parameter	Min.	Max.	Unit
6	t_{AS}	Address Set-up Time	2		μs
7	t_{CES}	Chip Enable Set-up Time	2		μs
8	t_{OES}	Output Enable Set-up Time	2		μs
9	t_{DS}	Data Set-up Time	2		μs
10	t_{VCS}	V_{CC} Set-up Time ⁵	2		μs
11	t_{VPS}	V_{PP} Set-up Time ⁵	2		μs
12	t_{AH}	Address Hold Time	0		μs
13	t_{DH}	Data Hold Time	2		μs
14	t_{DFP}	Output Enable HIGH Output Float Delay ³	0	130	ns
15	t_{PW}	Programming Pulse Width ¹⁰	95	105	μs

2759415 0001381 986



PROGRAMMING AND ERASING INFORMATION

PROGRAMMING

Upon delivery from Dense-Pac, or after erasure (See *Erasure section*), the DPV32X16A contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV32X16A through the procedure of programming. A 0.1 μ F capacitor between V_{PP} and V_{SS} is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.5V and +13.0V to be applied to V_{DD} and V_{PP} respectively.

Individual bytes or address locations can be selected and programmed by using the programming algorithm shown in Figure 2. In the programming mode, \overline{OE} is set at V_{IH} , V_{DD} is set at +6.5V, and then V_{PP} is set at +13.0V. After the applied address and input data signals are stable, programming is accomplished by a 100 μ s V_{IL} pulse on the \overline{CE} pin (refer to the *Programming Timing Diagram*).

First program each address with a 100 μ s pulse on the \overline{CE} without verification. Then return to first address and start a verification loop verifying each address. If an address location fails verification, apply up to 10 consecutive 100 μ s \overline{CE} pulses with a verification after each pulse.

If the device fails to program after 10 attempts, the programming is considered failed. After the byte is verified, continue the algorithm through all the required addresses. Lower V_{PP} to 5.0V and then lower V_{DD} to +5.0V and compare the data programmed with the original data to determine if the device passes. A programming adapter for programming on standard EPROM programmers is available, contact Dense-Pac sales for more information.

ERASURE

To clear all locations of their programmed contents it is necessary to expose the DPV32X16A to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase a DPV32X16A. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (A) with an intensity of 12,000 μ W/cm²] for 20 minutes.


The DPV32X16A and similar devices can be erased by light sources having wavelengths shorter than 4000A. Although erasure time will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV32X16A. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

NOTES:

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are with respect to V_{SS} .
3. This parameter is guaranteed and not 100% tested.
4. V_{DD} must be applied either coincident with or before V_{PP} and removed either coincident with or after V_{PP} .
5. V_{PP} must not be greater than 14.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with $V_{PP} = 13.0V$. Also, during $\overline{CE} = V_{IL}$, V_{PP} must not be switched from 5.0V to 13.0V or vice-versa.
6. $T_A = -55^\circ C$ to $+125^\circ C$, $V_{DD} = 5.0V \pm 0.5V$, and $V_{PP} = V_{DD}$ reading. $T_A = +25^\circ C \pm 5^\circ C$, $V_{DD} = 6.5 \pm 0.25V$, $V_{PP} = 13.0V \pm 0.25V$ programming.
7. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the following edge of \overline{CE} without impact on t_{CE} .
8. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the following Address is valid without impact on t_{ACC} .
9. T_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.
10. Initial Program Pulse Width Tolerance is 100 μ s \pm 5%.

2759415 0001383 759

Figure 2. Programming Flow Chart




ORDERING INFORMATION

<u>DP</u> <u>PREFIX</u>	<u>V32X16</u> <u>DEVICE TYPE</u>	<u>A</u> <u>PACKAGE</u>	<u>XX</u> <u>SPEED</u>	<u>X</u> <u>GRADE</u>	
C					COMMERCIAL
I					INDUSTRIAL
M					MILITARY
B *					MIL-PROCESSED
			55		55ns (COMMERCIAL ONLY)
			70		70ns
			90		90ns
			12		120ns
			15		150ns
			17		170ns
			20		200ns
			25		250ns
		A			40-PIN PGA MODULE
					UVEPROM 64KX8 OR 32KX16

* B grade modules are constructed with 883 devices.

MECHANICAL DIAGRAM



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772